Hardware Systems Architect

ZP Group
San Jose, CA, United States
12 days ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
10 years minimum
Compensation
$210,000.0 - $260,000.0
Working hours
Regular working hours

Tech stack

Board Bringup Artificial Intelligence Computer Engineering Data Centers Software Debugging Ethernet Hardware Design Networking Hardware Schematic Capture Signal Integrity Systems Architecture System Testing
+4 more
Systems Integration Strategies of Testing Computer Network Operations Application Specific Integrated Circuits

Job description

  • Lead the architecture and design of complex test and validation boards supporting custom ASIC bring-up and evaluation.
  • Own the full board development lifecycle, from schematic capture through layout oversight, manufacturing, and initial bring-up.
  • Provide technical leadership on signal integrity, power integrity, and thermal design for extremely high-speed, high-power systems.
  • Collaborate closely with ASIC design teams to understand silicon internals, define test strategies, and validate functionality.
  • Partner with mechanical engineering and test teams during board bring-up, debug, and system-level validation., Keywords: Hardware Systems Architect, Electrical Engineering, High-Speed PCB, ASIC Bring-Up, Networking Hardware, Ethernet Switching, AI Data Centers, Ethernet

Requirements

  • 10+ years of electrical engineering experience with deep expertise in high-speed, high-power PCB design.
  • Proven experience owning end-to-end board development, including manufacturing support and hands-on bring-up.
  • Strong background in signal integrity (SI), power integrity (PI), and thermal considerations for dense, high-performance systems.
  • Hands-on experience with board testing and validation in collaboration with mechanical and cross-functional engineering teams.
  • Background in telecom or networking hardware, ideally Ethernet switching or ASIC-adjacent systems., ASIC (Application Specific Integrated Circuit), ASIC Design, Artificial Intelligence (AI), Computer Engineering, Cross-Functional, Debugging Skills, Electrical Engineering, Engineering, Ethernet Switching, Functional Testing, Hardware Architecture, Hardware Design, Hardware Development, Manufacturing, Mechanical Engineering, Mechanical Testing, Network Operations Center, Network System Hardware, Printed Circuit Board Design, Product Lifecycle, Schematic Capture, Signal Integrity, System Architecture, System Integration (SI), System Validation, Technical Leadership, Technical/Engineering Design, Telecommunications Equipment, Test Design, Test Strategy, Validation Testing

Benefits & conditions

  • Salary range: $210,000-$260,000
  • Comprehensive benefits package including medical, dental, vision, 401(k), and PTO

About the company

Piper Companies is seeking a Hardware Systems Architect around San Jose, CA to join a cutting-edge organization developing advanced networking hardware purpose-built for AI data centers. The Hardware Systems Architect will need to sit onsite 5 days a week near the San Jose CA area. The Hardware Systems Architect role is ideal for a senior electrical engineering leader with deep expertise in high-speed, high-power board design who can guide complex hardware platforms used to bring up and validate next-generation custom ASICs.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.careerbuilder.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:32 min

Introduction to Zeiss and industrial manufacturing hardware

Andreas Kaldun Andreas Kaldun

51 sec

Repurposing hardware and operating underwater data centers

Chris Heilmann +1 · LIVE

4:52 min

Connecting namespaces with local virtual ethernet pairs

Oliver Seitz Oliver Seitz · WWC 2025

1:39 min

Speaker introduction and software engineering background

Daniel Raniz Raneland · LIVE

4:03 min

Managing massive power consumption scaling in AI data centers

Stephan Gillich Stephan Gillich +3 · WWC 2024

2:12 min

Implementing automotive ethernet and connected remote vehicle telemetry applications

David Romić · WWC 2023

Videos

See all

Related articles

See all