Risc-V Rtl & Microarchitecture Lead - Barcelona
- Discuss this with your agent
- Open in Claude
- Open in ChatGPT
Prepare application
- Draft this with your agent
- Open in Claude
- Open in ChatGPT
Role details
Tech stack
Job description
MicroTECH Global Limited is seeking a Lead RTL / Microarchitecture Engineer in Barcelona, Spain, on a permanent basis.The role spans RTL and architecture/microarchitecture tasks within a RISC-V design project, with emphasis on the processor pipeline, d-cache, i-cache, l2-pipeline, and a custom memory controller.The candidate should have a strong RTL or architecture background, experience with Verilog, scripting, and proficiency in English (C1).#J-*****-Ljbffr
Requirements
The role spans RTL and architecture/microarchitecture tasks within a RISC-V design project, with emphasis on the processor pipeline, d-cache, i-cache, l2-pipeline, and a custom memory controller.The candidate should have a strong RTL or architecture background, experience with Verilog, scripting, and proficiency in English (C1). #J-*****-Ljbffr
Apply for this position
This job is hosted externally. Click below to view the full posting and apply.
Prepare application
- Draft this with your agent
- Open in Claude
- Open in ChatGPT
Good distractions
Talks and stories from around this role — technically off-topic, practically not.
Moments
Explore playlistsVideos
See allRelated articles
See all
Dev Digest 120 - Apple and peers
Résumé-Driven Development: How IT trends affect the job market for software developers
Dev Digest 132 - Binging WADFlix?
Dev Digest 138 - Are you secure about this?