SoC Power Engineer, Annapurna Labs - Cloud Scale Machine Learning
- Discuss this with your agent
- Open in Claude
- Open in ChatGPT
Prepare application
- Draft this with your agent
- Open in Claude
- Open in ChatGPT
Role details
Tech stack
+1 more
Job description
Our Machine Learning Acceleration (MLA) team develops the Inferentia and Trainium SoCs that are used to power today’s AI workloads in datacenters all around the world. As a SoC Power Engineer, you’ll contribute to the project at the ground level by modeling and estimating power at every stage of the design from early RTL to final netlist and by driving ways to reduce power consumption of our machine learning accelerators., * Responsible for full chip power analysis & modelling at various stages of design (RTL to gate level netlist)
- Develop and maintain dashboards for power rollups
- Work with designers, architects, Verification engineers and Physical Design engineers to develop vectors for IR analysis, Thermal analysis and power estimation
- Give feedback to designers and architects on how to reduce power
- Make power measurements in the lab and correlate back to simulations.
- Work with Emulation engineers to model chip-level power consumption
Requirements
We’re searching for an experienced SoC Power engineer with a background in Power analysis with a proven track record of handling challenges at scale. In this role, you’ll be working directly with architects, designers, verification engineers, software teams, and Physical Design experts - defining best practices to reduce power and model power consumption with high accuracy., Bachelor’s degree in Computer Science, Computer Engineering, Electrical Engineering, or related fields
- BS + 4yrs or MS + 2yrs or PhD + 1yr in EE/CS
- Experience with power analysis tools like PrimePower, PowerArtist or similar
- Circuit-level understanding of chip power
- Ability to give feedback to RTL designers and Physical Designers on how to reduce power
- Proficient with scripting language (Tcl, Perl, Python or similar)
- Good understanding of Physical Design, EM/IR, Power Integrity, and Thermal at the die, package, board, and server level, Master’s degree in Computer Science, Computer Engineering, or Electrical Engineering
- Familiarity with Make or similar for automation of power rollups
- Experience with RTL design (System verilog)
- Familiarity with EMIR analysis tools (Redhawk / Voltus)
- Experience with Zebu Emulator platform
Benefits & conditions
The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits.
USA, CA, Cupertino - 157,300.00 - 212,800.00 USD annually USA, TX, Austin - 136,000.00 - 184,000.00 USD annually
Apply for this position
This job is hosted externally. Click below to view the full posting and apply.
Prepare application
- Draft this with your agent
- Open in Claude
- Open in ChatGPT
Good distractions
Talks and stories from around this role — technically off-topic, practically not.
Moments
Explore playlistsVideos
See allRelated articles
See all
How to Become an AI Engineer
Dev Digest 120 - Apple and peers
7 Cloud Computing Trends Coming in 2025 for Developers
6 Emerging Technologies We’ll Learn About in 2025