Systems Engineer, Digital Payload

Viasat, Inc.
San Jose, CA, United States
7 days ago
Apply on www.dice.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
8 years minimum
Compensation
$180,500.0 - $285,000.0
Working hours
Regular working hours
Job source

Tech stack

Systems Engineering Beamforming Computer Engineering Extract Transform Load (ETL) Software Debugging Digital Technology Firmware Field-Programmable Gate Array (FPGA) Hardware Description Language Requirements Management Verification and Validation (Software) SystemVerilog
+4 more
Verilog VHSIC Hardware Description Language (VHDL) Application Specific Integrated Circuits Low Latency

Job description

We are seeking an experienced Digital Payload Systems Engineer to provide technical leadership for complex digital space systems. This role owns end-to-end digital payload architecture, system performance, requirements, technical budgets, verification strategy, and long-term payload evolution.

The successful candidate will serve as a senior technical authority across FPGA and ASIC based digital systems, independently defining complex problems, driving architecture decisions, coordinating cross-functional execution, and mentoring other engineers. This role requires deep subject matter expertise, strong systems judgment, and the ability to influence technical outcomes across programs without direct authority.

This is a site-based role, employees work 3+ days (60%+) per week from a Viasat office or work location within a standard five-day workweek.

The day-to-day Own end-to-end digital payload system performance, architecture, requirements, and verification strategy. Lead architecture definition and trade studies for FPGA, ASIC, DSP, high-speed I/O, clocking, and payload processing systems. Define and resolve complex system-level problems across hardware, firmware, software, RF, integration, and test teams. Drive design decisions for beamforming, channelization, regenerative payloads, and standards-based implementations including DVB-S2, DVB-S2X, DVB-RCS, and 3GPP. Own technical budgets, margin posture, assumptions, risks, and analytical models supporting program decisions. Develop and maintain key technical artifacts, including SRDs, TRDs, interface specifications, trade studies, and verification plans. Lead requirements decomposition, allocation, traceability, and burndown across subsystem teams. Support major lifecycle reviews including SRR, PDR, CDR, test readiness, and operational readiness reviews. Define system-level verification and validation strategies with integration and test teams. Provide technical leadership on interfaces, timing, throughput, resource utilization, high-speed data movement, and payload processing behavior. Communicate technical recommendations, risks, and tradeoffs to engineering and program leadership. Mentor engineers and help improve systems engineering practices, standards, and digital payload development processes.

Requirements

Bachelor’s degree in Engineering, Physics, Computer Engineering, Electrical Engineering, or related technical field, or equivalent experience. 8+ years of relevant experience in systems engineering, digital payload development, FPGA or ASIC based systems, aerospace, space, or mission-critical systems. Demonstrated ability to independently define ambiguous technical problems, select appropriate methods, and drive resolution across teams. Proven experience owning payload or system-level technical budgets for performance, latency, throughput, power, timing, resources, margin, and risk. Deep experience with requirements development, decomposition, allocation, traceability, and verification closure. Strong understanding of full lifecycle systems engineering from concept definition through integration, verification, and operational readiness. Significant FPGA and ASIC architecture or implementation experience. Strong technical foundation in DSP, communication systems, high-speed digital interfaces, and payload data path architecture. Proficiency with VHDL, Verilog, SystemVerilog, or equivalent hardware description languages. Deep understanding of SERDES, transceivers, clocking architectures, synchronization, timing closure, high-speed link bring-up, and lab debugging. Ability to influence technical outcomes across multidisciplinary teams without direct authority. Strong communication skills for senior-level design reviews, risk discussions, and technical decision forums. Experience mentoring engineers and improving technical practices across a team or organization., Experience with satellite payload architectures, digital transparent processors, regenerative payloads, or onboard processing systems. Familiarity with beamforming, channelizers, modem architectures, waveform processing, packet processing, or high-throughput satellite systems. Familiarity with DVB-S2, DVB-S2X, DVB-RCS, 3GPP, or related communications standards. Experience with MBSE, requirements management tools, architectural modeling, or digital engineering environments. Background in high-reliability, radiation-tolerant, mission-critical, or space-qualified systems. Ability to balance technical rigor with cost, schedule, risk, reuse, manufacturability, and verification constraints. Track record of contributing to technical strategy, roadmap development, design standards, or reusable architectures.

About the company

One team. Global challenges. Infinite opportunities. At Viasat, we’re on a mission to deliver connections with the capacity to change the world. For more than 35 years, Viasat has helped shape how consumers, businesses, governments and militaries around the globe communicate. We’re looking for people who think big, act fearlessly, and create an inclusive environment that drives positive impact to join our team.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.dice.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:19 min

Orchestrating over-the-air firmware updates for vehicle modules

Denis Grahovac · World Congress 2021

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

2:20 min

Utilizing custom firmware for variable torque manipulation

Daniel Meilak Daniel Meilak +1 · World Congress 2026 Europe

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · World Congress 2021

3:09 min

Balancing data science skillings alongside systems engineering rigor

Nico Schmidt · LIVE

2:13 min

Evaluating Rust for modernizing embedded C firmware

Michael Friedrich Michael Friedrich · World Congress 2026 Europe

Videos

See all

Related articles

See all