Senior VHDL RTL Digital Logic Engineer

Schweitzer Engineering Laboratories
Pullman, WA, United States
9 days ago
Apply on www.jofdav.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
8 years minimum
Compensation
$136,000.0 - $201,000.0
Working hours
Regular working hours
Job source

Tech stack

Boolean Algebra C++ (Programming Language) Logic Synthesis of Circuits Microprocessors Ethernet Firmware Field-Programmable Gate Array (FPGA) Static Timing Analysis Verilog VHSIC Hardware Description Language (VHDL) IEEE 802.3

Job description

As a Senior VHDL RTL Digital Logic Engineer, a typical day may include the following:

  • Serving as technical lead on complex VHDL RTL digital logic projects.
  • Creating and maintaining internal RTL design documentation.
  • Writing test plans and developing test harnesses/stimulus for RTL functional verification.
  • Preparing design and system level specifications.
  • Participating or moderating peer reviews of designs, documentation and test plans.
  • Providing and maintaining accurate project plans and labor estimates.
  • Working closely with product managers on new product concepts and enhancements.
  • Engaging with cross-discipline teams to deliver world-class products for critical infrastructure. *

Requirements

  • are passionate about designing RTL digital logic for FPGAs.
  • enjoy solving difficult problems with efficient and creative solutions.
  • have experience in both RTL, hardware and firmware development practices.
  • are knowledgeable in networking/Ethernet (IEEE 802.3) and precise timing technologies such as PTP (IEEE 1588) and IRIG-B.
  • want a career making electric power safer, more reliable, and more economical., * B.S. degree in Electrical Engineering, related discipline, or equivalent combination of education and experience
  • 8+ years of combined experience in at least 2 of the following areas:
  • RTL Digital Design with FPGAs using VHDL/Verilog
  • Xilinx, Intel FPGA (Altera), Microchip (Microsemi/Actel), Lattice Semiconductor Tools
  • Firmware Design with FPGA SOCs/Microprocessors using C/C++
  • Simulation, Synthesis and Timing Analysis of Digital Logic
  • Functional verification of RTL Digital Logic
  • Ability to work cooperatively in a team environment
  • Ability to rapidly learn new skills and assume new responsibilities
  • Ability to mentor others
  • Strong writing, technical documentation and speaking
  • Background check results satisfactory to SEL
  • Negative drug test result(s)

Preferred Qualifications

  • Supervisory experience or training
  • Strong project management knowledge and skills

Benefits & conditions

People are at the core of our company and we hire employee-owners. We welcome you to learn more about how we support employees.

  • We’re 100% employee owned. Retirement benefits include an employer funded stock ownership plan (ESOP) and personal 401(k) options.
  • We offer top tier medical, prescription, dental, vision, life, and disability insurance.
  • We recognize the importance of a healthy life balance and offer: 10 paid holidays, annual vacation accrual starting at 12 days, 9 paid sick days, and paid family and medical leave that covers 90% of your pay.
  • We foster growth and development of our employees through avenues such as STEM courses, apprenticeships, tuition assistance, and engineering development programs.
  • Ask our team about other benefits including wellness, fertility, adoption, and flexible spending benefits.

Pay Range Data

We anticipate filling this position as a Development Lead Hardware Engineer $136,000 - $201,000 per year. We are open to reviewing additional candidates with more or less experience and the pay range may differ if filled at a different level. Our pay ranges are determined by job and responsibility. We base our starting pay offer and title on job-related factors such as candidate experience, training, knowledge, and skills.

Communication with Applicants

We communicate with all applicants. If you do not receive a response about your application, please check your SPAM filter or reach out to us at careers@selinc.com.

SEL is an Equal Opportunity Employer: Vets/Disabled. Other about 13 hours ago (USA) Food & Consumables Coach Walmart Pullman, Washington $71,000.00 - $100,000.00 per year Management about 14 hours ago Deli/Bakery Team Supervisor Walmart Pullman, Washington $22.50 - $35.50 per hour

About the company

Schweitzer Engineering Laboratories, Inc. (SEL) designs, manufactures, and installs world-class products and solutions for use in critical infrastructure, making electric power safer, more reliable, and more economical. SEL is hiring a Senior Engineer with a focus in VHDL Register-Transfer Level (RTL) Digital Logic design for our R&D Communications product group. In this role, you will develop and support our Ethernet Security Gateways, Satellite Synchronized Network Clocks, Ethernet Switches, and other communication products.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.jofdav.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

4:52 min

Connecting namespaces with local virtual ethernet pairs

Oliver Seitz Oliver Seitz · World Congress 2025

2:19 min

Orchestrating over-the-air firmware updates for vehicle modules

Denis Grahovac · World Congress 2021

5:59 min

Compiling routing logic into certified safety microcontrollers

Ulrich Wurstbauer +1 · LIVE

2:12 min

Implementing automotive ethernet and connected remote vehicle telemetry applications

David Romić · World Congress 2023

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · World Congress 2021

2:20 min

Utilizing custom firmware for variable torque manipulation

Daniel Meilak Daniel Meilak +1 · World Congress 2026 Europe

Videos

See all

Related articles

See all