Senior RTL Design Engineer - PCIe Subsystems

As a member of the Front-End Design team, you will contribute to the development of tape-out-ready PCIe subsystems for next-generation infrastructure SoCs. You will be responsible for planning your work, tracking progress, and reporting status to ensure the timely delivery of high-quality designs. Your key responsibilities will include developing micro-architectures from high-level specifications, RTL design, coding and integrating a range of IPs, including Analog/mixed-signal IPs, PHYs, PLLs, Sensors and other subsystem components. You will perform comprehensive design quality checks, including Lint, CDC, RDC and other sign-off activities. You will also collaborate closely with the verification team to review test plans, debug design issues, and ensure thorough functional coverage. In addition, you will work with the implementation team to review timing constraints and exceptions, define design partitions, and support engineering change orders (ECOs) through to tape-out., Arm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.

• Hands-on working knowledge of SystemVerilog or Verilog HDL for RTL design
• Solid understanding of RTL design techniques for complex SoC development
• Familiarity with industry-standard EDA tools and methodologies
• Experience in the following areas: static design checks, power and clock domain crossing, synthesis, timing constrains and SDCs

• Understanding of the fundamentals of computer architecture and systems and practical experience of working on processor-based system designs

• Knowledge of AI-powered software development tools and scripting workflows, including AI coding assistants such as Codex, GitHub Copilot, or equivalent technologies.

• Good communication skills and ability to write specifications and documentation describing complex designs

Nice to Have Skills and Experience

• Experience with Arm-based SoC designs, Arm system architectures, and AMBA protocols.
• Knowledge of PCI Express (PCIe) and Compute Express Link (CXL) protocols.
• Familiarity with low-power RTL design methodologies and analysis tools, including UPF/CPF, power and clock gating, state retention, and Dynamic Voltage and Frequency Scaling (DVFS).
• Experience in setting up design flows and methodologies for large-scale SoC or subsystem development.

The Arm Solutions Engineering organization develops complex silicon solutions, taking projects from system specification through front-end design and validation to physical implementation and silicon demonstrators.

Join our dynamic High-Speed I/O Technology Team (HSIO-TT) within Arm Solutions Engineering! We are a team of engineers focused on developing PCIe subsystem solutions for infrastructure SoCs. Demonstrating the latest Arm IPs alongside carefully selected third-party IPs, we deliver highly integrated, optimized subsystem designs that meet the performance and scalability demands of next-generation infrastructure platforms., With offices around the world, Arm is a diverse organisation of dedicated, creative, and highly hardworking engineers. By enabling a dynamic, inclusive, meritocratic, and open workplace, where all our people can grow and succeed, we encourage our people to share their outstanding contributions to Arm’s success in the global marketplace.