RTL Design Engineer

Intel Corporation
Hillsboro, OR, United States
12 days ago
Apply on dejobs.org
Prepare application

Role details

Contract type
Internship / Graduate position
Employment type
Full-time (> 32 hours)
Experience level
Experienced
Experience required
3 years minimum
Working hours
Regular working hours
Job source

Tech stack

Computer Engineering Microarchitecture Digital Arts Logic Synthesis of Circuits Microprocessors Performance Tuning Static Timing Analysis SystemVerilog

Job description

As a RTL Design Engineer, you will play a pivotal role in shaping the core logic design and architecture of Intel’s cutting-edge CPUs. You will work on developing register transfer level (RTL) coding and simulation for CPU IP blocks, ensuring seamless integration into full chip designs. Your contributions directly impact the power, performance, and efficiency of Intel’s world-class processors, setting the standard for innovation in computing technology., * Design and implement logic for CPU features using register transfer level (RTL) coding.

  • Optimize logic designs to meet power, performance, area, and timing goals.
  • Collaborate on defining architectural and microarchitectural features of the CPU.
  • Review and contribute to verification plans to ensure design correctness.
  • Resolve and implement solutions for failing RTL tests to achieve feature accuracy.

Behavioral traits that we are looking for:

  • Collaborate effectively across teams and disciplines.
  • Approaches technical challenges with strong analytical and problem-solving skill.
  • Show curiosity and continuous learning mindset.
  • Can adapt to changing priorities in a dynamic environment.
  • Communicate technical concepts clearly to diverse audiences.

Requirements

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research., Bachelor’s degree in a Electrical/Computer Engineering or related field 3+ months of educational or work experience . OR a Master’s degree in the same field.

In addition, you must have 3+ months of educational or work experience in the following:

  • RTL design using System Verilog.
  • CPU architecture fundamentals and digital design principles., * Familiarity with microarchitecture fundamentals and logic design optimization techniques.
  • Familiarity with timing analysis, timing closure, and performance optimization of digital designs.

About the company

You will be joining Intel’s dynamic CPU Design Team, which focuses on advancing CPU technologies to deliver high-performance computing solutions. This group is at the forefront of innovation, driving Intel’s mission to provide industry-leading processors that power devices, applications, and systems globally. The team collaborates across domains to ensure Intel’s CPU designs meet the evolving demands of the technology landscape., At Intel, you will work on technologies that impact billions of devices around the world. This role provides an opportunity to contribute to cutting-edge CPU development, learn from industry-leading engineers, and grow your skills in RTL design, processor architecture, and semiconductor engineering. We are committed to fostering a collaborative and inclusive environment where innovation, continuous learning, and technical excellence drive success.

Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life.

  • See Intel Benefits (https://www.intel.com/content/www/us/en/jobs/benefits.html) for more details.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on dejobs.org
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

1:46 min

Hardware recommendations and protocol compatibility for web interactions

George Cave · World Congress 2023

1:56 min

Optimizing AI processing capabilities for edge microcontrollers

Stephan Gillich Stephan Gillich +3 · World Congress 2024

2:06 min

Storing data in hardware and collaborative digital art projects

Chris Heilmann +2 · LIVE

3:43 min

Designing a reliable technical hiring and interview process

Andreas Klinger Andreas Klinger +1 · Coffee With Developers

3:49 min

Advantages of stack-based virtual machine languages

Steve Shadders · LIVE

1:48 min

Preventing digital art theft with non-fungible tokens

Hendrik Ebbers Hendrik Ebbers · LIVE

Videos

See all

Related articles

See all