Design Engineer

Atom Computing
Boulder, CO, United States
25 days ago
Apply on jobs.lever.co
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
5 years minimum
Compensation
$140,000.0 - $175,000.0
Working hours
Regular working hours
Job source

Tech stack

Software Debugging Microprocessors Electronic Design Automation Firmware Field-Programmable Gate Array (FPGA) Quantum Computing Software Requirements Analysis SystemVerilog Systems Integration Scripting Application Specific Integrated Circuits Physical Design

Job description

Own design and development of a DSP ASIC block from requirements through silicon bring-up. Perform microarchitecture, RTL development, testing, and system integration. Collaborate with quantum physicists, optics, hardware, and software teams. Contribute to and influence FPGA designs to prepare for ASIC implementation. The summary above was generated by AI

At Atom Computing, we build quantum computers using arrays of optically trapped neutral atoms that will empower customers to achieve unprecedented computational breakthroughs. Join a world-class team of scientists, engineers, and business professionals to advance the state-of-the-art in quantum computing.

Atom Computing is seeking a Senior ASIC Designer to design and develop a digital signal processing (DSP) block for our quantum computing systems. You will own the design from requirements definition through silicon bring-up, making key trade-offs across performance, power, area, and system integration constraints.

Reporting to the ASIC Team Lead, you will work closely with cross-functional teams to translate evolving system requirements into production-ready designs. This role requires deep ASIC development expertise, strong systems thinking, and the ability to independently drive complex design work while maintaining alignment with broader system and product goals.

Due to the need for collaboration with Atom’s theory, software, hardware, and optics teams, this role is required to be in the office in Austin, TX or Boulder, CO at least 3 days per week., * Perform hands-on ASIC design including microarchitecture, RTL development, testing, and integration.

  • Work closely with Atom Computing’s quantum physicists, optical engineers, hardware and software engineers to understand use cases and deliver hardware that addresses the needs.
  • Participate in the design and development of current FPGA designs. Influence the FPGA design and development process to prepare for ASIC design., Design and architect on-chip GPU/CPU clock domains, collaborate with front-end, physical design, timing, verification and SW teams to implement clock RTL, optimize PPA, support ASIC implementation through sign-off and silicon bring-up.

Requirements

  • MS or PhD in Electrical Engineering, or related field.
  • 5+ years of post-degree experience as a hardware engineer., * Have gone through a complete ASIC design cycle
  • Experience in digital signal processing algorithms
  • Proficiency with RTL (SystemVerilog preferred)
  • Experience in implementing large digital signal processing blocks in RTL
  • Knowledge of Cadence, Synopsys, or Siemens EDA design tools
  • Expertise in FPGA, microprocessor, and related digital circuit design and functions

Benefits & conditions

230K-323K Annually Senior level 230K-323K Annually Senior level Aerospace Lead verification planning and execution for complex ASIC/SoC digital subsystems. Develop UVM testbenches, reference models, scoreboards, protocol monitors, and assertions. Drive coverage closure, regression health, and verification signoff. Identify corner cases, collaborate across design, systems, DFT, firmware, and physical design, and support emulation, prototyping, and post-silicon debug., 20 Days Ago In-Office 136K-265K Annually Senior level 136K-265K Annually Senior level Artificial Intelligence * Computer Vision * Hardware * Robotics * Metaverse Drive physical design of high-frequency, low-power CPUs/GPUs/SoCs at block, cluster, or full-chip level with emphasis on netlist quality: equivalence checking/formal verification, CDC and MTBF analysis, logic synthesis, timing convergence, STA, constraint generation/management, and ECO implementation. Use industry-standard EDA tools and scripting to debug and improve flows. Top Skills: Bist)Clock Domain Crossing (Cdc) CheckingDft (ScanEcoFormal VerificationIndustry-Standard Eda ToolsLogic Equivalence CheckingLogic SynthesisMakeMtbf AnalysisNetlistingPerlPythonRtlStatic Timing Analysis (Sta)TclTransition Faults

What you need to know about the Colorado Tech Scene

With a business-friendly climate and research universities like CU Boulder and Colorado State, Colorado has made a name for itself as a startup ecosystem. The state boasts a skilled workforce and high quality of life thanks to its affordable housing, vibrant cultural scene and unparalleled opportunities for outdoor recreation. Colorado is also home to the National Renewable Energy Laboratory, helping cement its status as a hub for renewable energy innovation.

Key Facts About Colorado Tech

  • Number of Tech Workers: 260,000; 8.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Lockheed Martin, Century Link, Comcast, BAE Systems, Level 3
  • Key Industries: Software, artificial intelligence, aerospace, e-commerce, fintech, healthtech
  • Funding Landscape: $4.9 billion in VC funding in 2024 (Pitchbook)
  • Notable Investors: Access Venture Partners, Ridgeline Ventures, Techstars, Blackhorn Ventures
  • Research Centers and Universities: Colorado School of Mines, University of Colorado Boulder, University of Denver, Colorado State University, Mesa Laboratory, Space Science Institute, National Center for Atmospheric Research, National Renewable Energy Laboratory, Gottlieb Institute

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on jobs.lever.co
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

8:07 min

Transitioning from web development to constrained hardware engineering

Philipp-Alexander Blum · LIVE

2:19 min

Orchestrating over-the-air firmware updates for vehicle modules

Denis Grahovac · World Congress 2021

1:04 min

Introduction to Bitcoin script parsing tools

Steve Shadders · LIVE

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

2:20 min

Utilizing custom firmware for variable torque manipulation

Daniel Meilak Daniel Meilak +1 · World Congress 2026 Europe

1:53 min

Evaluating traditional scripting languages for modern development tasks

Jens Knipper Jens Knipper · Europe 2026 Virtual

Videos

See all

Related articles

See all