Software Engineer - AI/HPC Middleware

Cornelis Networks
New York, United States
18 days ago
Apply on www.dice.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Experienced
Experience required
2 years minimum
Working hours
Regular working hours
Job source

Tech stack

Artificial Intelligence C++ (Programming Language) Profiling Nvidia CUDA Network Congestion Linux Middleware Ethernet Open Source Technology Remote Direct Memory Access System Programming Performance Testing
+2 more
Information Technology Cerner CCL

Job description

  • AI/HPC Middleware Enablement & Optimization: Implement and help optimize features for HPC middleware (HPI and SHMEM) and AI middleware (CCL stacks ie: NCCL/RCCL and related collective communication libraries)
  • Transport & Integration: Assist in integrating middleware capabilities with underlying transports and provider layers (ie: libfabric / OFI, UCX, verbs-like semantics where applicable)
  • Upstream & Open-Source Leadership: Prepare and submit upstream contributions across MPI/SHMEM projects, CCL ecosystems, and related components
  • Cross-Stack Collaboration & Performance Validation: Collaborate with kernel/driver and switch teams to help deliver end-to-end performance aligned to the Cornelis product roadmap
  • Customer & Field Impact: Help analyze performance traces and reproduce customer issues, and assist in translating findings into fixes.

Requirements

  • 2+ years of experience in systems programming in C/C++ on Linux; Bachelor’s degree in Computer Science, Engineering, or related field (or equivalent experience). Master’s or Doctorate a plus.
  • Exposure to or coursework/project experience with HPC middleware (e.g., MPI/SHMEM) and/or AI collective communication libraries (e.g., NCCL/RCCL, CUDA/ROCm) and/or other CCL stacks.
  • Familiarity with performance concepts and an ability to diagnose issues using profiling/tracing tools, or a strong willingness to learn.
  • Foundational understanding of networking and/or RDMA concepts.

Preferred Qualifications

  • Experience contributing to open-source projects.
  • Exposure to libfabric providers.
  • Familiarity with Ultra Ethernet (UEC/UET) specifications.
  • Experience with RoCEv2, congestion control, and/or Ethernet-based RDMA deployments.
  • Experience with benchmarking, profiling, and optimization.
  • Background with Omni-Path/OPX or Ethernet-based HPC fabrics.

Benefits & conditions

We offer a competitive compensation package that includes equity, cash, and incentives, along with health and retirement benefits. Our dynamic, flexible work environment provides the opportunity to collaborate with some of the most influential names in the semiconductor industry.

At Cornelis Networks your base salary is only one component of your comprehensive total rewards package. Your base pay will be determined by factors such as your skills, qualifications, experience, and location relative to the hiring range for the position. Depending on your role, you may also be eligible for performance-based incentives, including an annual bonus or sales incentives.

In addition to your base pay, you’ll have access to a broad range of benefits, including medical, dental, and vision coverage, as well as disability and life insurance, a dependent care flexible spending account, accidental injury insurance, and pet insurance. We also offer generous paid holidays, 401(k) with company match, and Open Time Off (OTO) for regular full-time exempt employees. Other paid time off benefits include sick time, bonding leave, and pregnancy disability leave.

About the company

At Cornelis we’re building the future of AI and HPC networking with an AI-first approach to silicon and software development. We’re seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from chip architecture to system performance at scale.

Cornelis Networks delivers the world’s highest performance scale-out networking solutions for AI and HPC datacenters. Our differentiated architecture seamlessly integrates hardware, software and system level technologies to maximize the efficiency of GPU, CPU and accelerator-based compute clusters at any scale. Our solutions drive breakthroughs in AI & HPC workloads, empowering our customers to push the boundaries of innovation. Backed by top-tier venture capital and strategic investors, we are committed to innovation, performance and scalability - solving the world’s most demanding computational challenges with our next-generation networking solutions.

We are a fast-growing, forward-thinking team of architects, engineers, and business professionals with a proven track record of building successful products and companies. As a global organization, our team spans multiple U.S. states and six countries, and we continue to expand with exceptional talent in onsite, hybrid, and fully remote roles.

We are seeking a Software Engineer to help develop and optimize Cornelis Networks’ AI/HPC communication middleware. Working under the guidance of senior team members, you will contribute to enabling and tuning HPC middleware (MPI/SHMEM) and AI middleware (collective communication libraries / CCL, e.g., NCCL/RCCL and related stacks) over Cornelis Networks’ interconnects. You will grow your expertise across the stack (drivers/kernel, switches, systems, and application/framework teams) while contributing to features, testing, and upstream open-source work.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.dice.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

52 sec

Running persistent Linux environments directly on Windows

Ben Breard Ben Breard · World Congress 2025

4:52 min

Connecting namespaces with local virtual ethernet pairs

Oliver Seitz Oliver Seitz · World Congress 2025

47 sec

Profiling native execution calls with async-profiler

Gonzalo Ortiz Jaureguizar Gonzalo Ortiz Jaureguizar · World Congress 2026 Europe

2:51 min

Designing hardware infrastructure and networking for distributed compute

Anshul Jindal Anshul Jindal +1 · World Congress 2025

2:17 min

Comparing code profiling with surface level monitoring

Jérôme Vieilledent · LIVE

2:12 min

Implementing automotive ethernet and connected remote vehicle telemetry applications

David Romić · World Congress 2023

Videos

See all

Related articles

See all