Senior Application Engineer

RENESAS ELECTRONICS AMERICA INC.
San Jose, CA, United States
27 days ago
Apply on dejobs.org
Prepare application

Role details

Contract type
Temporary contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
3 years minimum
Compensation
$120,000.0 - $145,000.0
Working hours
Regular working hours
Job source

Tech stack

Application Notes Datasheets Hardware Design Python (Programming Language) LabVIEW Modeling and Simulation Power Analysis (Cryptography) Programming Languages

Job description

We are seeking an experienced and highly motivated Senior Application Engineer to join our team focusing on DDR5 solutions. In this role, you will play a critical part in driving the validation, implementation, and optimization of DDR5 memory systems, specifically focusing on digital and power efficiency. You will collaborate with cross-functional teams, to ensure that DDR5 power systems meet the highest standards of quality and reliability., * Product Validation : Validation of new products within the power modules for DDR5 memory and memory controllers, ensuring compliance with industry standards and customer requirements. This includes heavy bench measurements to collect data and validate full functionality of new products.

  • System-level Analysis : Conduct analysis of different DDR5 modules to identify performance and develop strategies to enhance system power efficiency without compromising performance.
  • Tool Development : Create and maintain bench automation software for data collection, as well as simulation models and tools to analyze DDR5 power consumption at various system levels (e.g., chip, board, and system).
  • Customer Support : Provide technical support for DDR5 power-related issues during product development and integration phases. Work directly with customers to resolve any technical issues or complex power-related challenges.
  • Collaboration with Cross-functional Teams : Work closely with design, product, test, packaging and other teams to ensure DDR5 solutions meet all performance and specification requirements.
  • Documentation and Reporting : Prepare technical documentation, including specifications, datasheets, power analysis reports, validation reports and test plans to support internal and external stakeholders.

Requirements

  • Education : Bachelor’s or Master’s degree in Electrical Engineering (or a related field).
  • Experience : 4+ years of experience in power management, memory system design, or related fields (3+ years of focus on DDR5 or similar high-speed memory technologies will be a plus).
  • Skills & Expertise :
  • Hands-on experience with bench validation of analog, digital, and power management devices (such as PMICs, SPD Hub, I3C switches, Temp sensor, etc.)
  • Strong understanding and knowledge of analog and mixed signal circuits (such as amplifiers, temperature sensors, ADC, DAC, voltage regulators, and related power components)
  • Automation experience using LabVIEW, Python or similar programming languages
  • Experience with customer support for technical design and resolving any issues at the application level
  • Experience with developing customer reports, Application notes, datasheets and other technical collateral
  • Communication : Excellent written and verbal communication skills, with the ability to explain complex technical concepts to cross-functional teams and customers.

Preferred Qualifications:

  • Advanced Degree : Master’s or Ph.D. in Electrical Engineering (or a related field).
  • Additional Experience :
  • Familiarity with DDR5 JEDEC standards and protocols is a plus
  • Expertise in power modeling and simulation tools will be a plus
  • Expertise in hardware design tools will be a plus

Benefits & conditions

The expected annual pay range for this position is $120K-$145K. This position is also eligible for bonus opportunities. Please note that final offer amount will be dependent on geographic location, applicable experience, and skillset of the candidate.

Renesas offers a full range of elective benefits including medical, health savings account (with applicable medical plan), dental, vision, health and/or dependent care flexible spending accounts, pre-tax commuter benefits, life insurance, AD&D, and pet insurance. In addition to elective benefit options, benefited employees receive company-paid life insurance and AD&D, LTD, short term medical benefits as well as paid sick time, paid holidays, and accrued paid vacation. New employees will attend a detailed benefit orientation to learn more about our many benefits and resources

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on dejobs.org
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:22 min

Leveraging unique cultural backgrounds in engineering design

Ixchel Ruiz · LIVE

5:11 min

Aligning hardware development cycles with software evolution

Stephen Jones · Coffee With Developers

1:30 min

Refactoring a legacy monolith inside semiconductor manufacturing hardware

Hendrik Lösch Hendrik Lösch · World Congress 2024

4:34 min

Software-driven hardware design and microcontroller virtualization

Georg Kühberger +1 · LIVE

6:57 min

Leveraging hardware prefetchers and cache lines for speed

Ivan Sinitsin Ivan Sinitsin · Europe 2026 Virtual

3:51 min

Technical skills and collaborative mindsets for mobility engineering roles

Georg Kühberger +1 · LIVE

Videos

See all

Related articles

See all