Digital Hardware Engineer

The Wireless
United States
1 day ago
Apply on www.dice.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience required
1 year minimum
Working hours
Regular working hours
Job source

Tech stack

Computer-Aided Design C++ (Programming Language) Computer Programming Data Transmissions Logic Synthesis of Circuits Linux on Embedded Systems Embedded Software Ethernet Field-Programmable Gate Array (FPGA) Hardware Description Language Python (Programming Language) MATLAB
+11 more
PCI Express Real-Time Operating Systems Signal Processing SystemVerilog Verilog VHSIC Hardware Description Language (VHDL) Application Specific Integrated Circuits Git Linux Development Virtual Agents Software Version Control

Job description

The Wireless R&D group is focused on developing a Test Base Station (TBS) for verification of QCT mobile chipset functionality. We are seeking a digital HW engineer for an exciting opportunity to be involved in the implementation and verification of complex wireless systems. Current focus is on development for the coming 6GR physical layer. The successful candidate will be part of an experienced team working on the latest in wireless standards and digital design with focus on FPGA SOC’s. A successful candidate must be able to communicate effectively with Systems, RF, SW, and Test engineers. Tasks performed by digital HW engineers on the TBS team include:

  • Work with project lead to develop, document, and achieve product development milestones and deliverables
  • Understanding the latest 3GPP and other specifications
  • Translating systems requirements into efficient digital implementations that meet stringent performance specifications
  • Architecture, implementation, and verification of FPGA/SOC designs
  • Presenting design reviews to cross disciplinary teams
  • Supporting the commercialization of new HW and/or features

Requirements

  • 1+ year experience in FPGA or ASIC design from RTL/HDL through simulation, synthesis, and on-target verification
  • 1+ year experience with VHDL, Verilog, or System Verilog and related simulator/synthesis CAD tools
  • Experience in HDL Design Verification (DV)
  • Understanding and use of high speed interfaces such as PCIe, Ethernet, UCIE
  • Understanding of SOC interconnect standards such as AXI/AHB/AMBA/Wishbone/Avalon
  • Experience with Linux development environment
  • Experience in a Product Development environment with an affinity for hands-on lab work, * Experience with common FPGA vendor tool suites
  • Knowledge in signal processing, digital communications, and wireless physical layer specifications
  • Experience with git or another version control system
  • Experience with Python programming
  • Familiar with programming in C/C++ and Matlab
  • Familiar with use of Agentic AI frameworks and workflows to enhance productivity and quality
  • Experience with High Level Synthesis (HLS)
  • Familiar with embedded software design such as RTOS, embedded Linux

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.dice.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

6:21 min

Investigating push inefficiencies with upstream Git experts

Jonathan Creamer · Coffee With Developers

2:40 min

Motivations for transitioning legacy MATLAB repositories to Python

Michael Niebisch Michael Niebisch · World Congress 2024

8:07 min

Transitioning from web development to constrained hardware engineering

Philipp-Alexander Blum · LIVE

2:14 min

Custom domain controllers and vehicle communication networks

Denis Grahovac · World Congress 2021

1:19 min

Advancing autonomous driving capabilities with specialized software talent

Katrin Lehmann Katrin Lehmann +1 · Coffee With Developers

56 sec

Favorite git commands and the importance of patch commits

Eileen Uchitelle Eileen Uchitelle +1 · Coffee With Developers

Videos

See all

Related articles

See all