Design Engineer II

Cadence Design Systems, Inc.
Austin, TX, United States
3 days ago
Apply on dejobs.org
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Experienced
Experience required
2 years minimum
Working hours
Regular working hours
Job source

Tech stack

Code Coverage Computer Engineering

Job description

This person will work with the existing functional verification environment to add new features into the verification environment, ensuring various customer configurations are clean as part of verification regressions, supporting customers in case of any issues with using the verification environment, and functional and code coverage. Additionally, this person will be responsible for ensuring that the design is in line with the technical and quality requirements set for the team - particularly with respect to our quality Metrics., As a Verification Engineer for Memory Controller development team, you will lead the verification effort and contribute to the functional verification of the Cadence’s Memory Controller IP. This person will work with the existing functional verification environment to add new features into the verification environment, ensuring various customer configurations are clean as part of verification regressions, supporting customers in case of any issues with using the verification environment, and functional and code coverage. Additionally, this person will be responsible for ensuring that the design is in line with the technical and quality requirements set for the team - particularly with respect to our quality Metrics.

Requirements

  • BS/MS - Electrical / Computer Engineering
  • At least 2-3 years of relevant experience including design verification experience.
  • Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
  • UVM based functional verification environment development is required.
  • AXI and/or CHI-E, DDR Memory experience is highly desirable.

Memory controller verification experience is desirable., * BS/MS - Electrical / Computer Engineering

  • At least 2-3 years of relevant experience including design verification experience.
  • Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
  • UVM based functional verification environment development is required.
  • AXI and/or CHI-E experience is highly desirable. Memory controller verification experience is desirable. We’re doing work that matters. Help us solve what others can’t.

About the company

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology., Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on dejobs.org
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:17 min

Shifting developer roles toward architecture and engineering

Guillaume Moigneu Guillaume Moigneu · World Congress 2026 Europe

2:14 min

Overcoming age and background to study engineering

Anna John · World Congress 2023

5:32 min

Avoiding the trap of testing private code for coverage

Golo Roden · World Congress 2021

59 sec

State of the art in software verification

Onur Kasimlar Onur Kasimlar · World Congress 2025

3:16 min

Early exposure to limited hardware and open source

Thomas Dohmke Thomas Dohmke · World Congress 2022

4:05 min

Analyzing different code coverage metrics and limitations

Michael Contento · World Congress 2023

Videos

See all

Related articles

See all