FPGA Engineer

Selby Jennings
Bensenville, IL, United States
2 days ago
Apply on www.disabledperson.com
Prepare application

Role details

Contract type
Internship / Graduate position
Employment type
Full-time (> 32 hours)
Experience level
Experienced
Experience required
2 years minimum
Compensation
$150,000.0 - $250,000.0
Working hours
Regular working hours

Tech stack

Computer Engineering Software Debugging Formal Verification Field-Programmable Gate Array (FPGA) Network Protocols Static Timing Analysis Subsystems Systems Architecture SystemVerilog TCP/IP Verilog Information Technology
+2 more
Low Latency Physical Design

Job description

This position offers the opportunity to work on FPGA-based solutions from concept through production, collaborating closely with software and hardware teams to deliver cutting-edge trading infrastructure., * Design, develop, and implement FPGA applications from architecture through deployment.

  • Create RTL designs using Verilog and participate in verification, synthesis, place and route, and timing closure.
  • Collaborate closely with software engineers to optimize hardware and software interactions.
  • Evaluate new FPGA technologies and hardware platforms.
  • Troubleshoot, debug, and characterize hardware in a lab environment.
  • Develop creative solutions to performance, resource, and latency challenges.
  • Participate in system-level design discussions and contribute to technical decision-making.

Requirements

We are partnering with a leading quantitative trading firm seeking an FPGA Engineer with 2+ years of full-time professional experience. This role is ideal for an engineer who enjoys working at the intersection of hardware and software and wants to contribute to the development of highly optimized, low latency FPGA systems in a performance-critical environment., * Must have 2+ years of full-time FPGA engineering experience after graduation. Internships, co-ops, and academic projects do not count toward the experience requirement.

  • Must hold a Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field from an accredited university.
  • This is a fully on-site role in Chicago, five days per week. No remote or hybrid options are available., * Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Strong experience with RTL development using Verilog.
  • Experience with FPGA design flows including synthesis, place and route, static timing analysis, and debugging.
  • Understanding of hardware/software co-design principles.
  • Experience working with SoC architectures, memory subsystems, processor interfaces, networking, or high-speed interconnects.
  • Familiarity with either Xilinx or Intel/Altera FPGA toolchains.
  • Strong problem-solving skills and ability to work independently in a fast-paced environment.
  • Knowledge of networking protocols, including TCP/IP, is a plus.
  • Experience with SystemVerilog or advanced verification methodologies is a plus.

Benefits & conditions

  • Base salary: $150,000 to $250,000, depending on experience and qualifications.
  • Highly competitive discretionary bonus.
  • Comprehensive benefits package including medical, dental, vision, 401(k), disability coverage, life insurance, HSA, and FSA offerings.

This opportunity is best suited for engineers looking to make a significant impact in a high-performance environment while gaining exposure to some of the most challenging FPGA problems in the industry.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.disabledperson.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:59 min

Designing HTTP and HTML for familiar document sharing

Tim Berners-Lee · World Congress 2023

2:05 min

Finding product boundaries using lack of cohesion metric grouping

Pratishtha Pandey Pratishtha Pandey · World Congress 2024

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · World Congress 2021

5:02 min

Mapping distributed compute paradigms to modern vehicles

Joachim Werner · LIVE

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

2:20 min

Evaluating remote hardware allocations for localized infrastructure constraints

Paul Graham Paul Graham · LIVE

Videos

See all

Related articles

See all