Digital Design Engineers

Eu Recruit
France
2 months ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
3 years minimum
Working hours
Regular working hours
Job source

Tech stack

Microarchitecture Software Debugging Logic Synthesis of Circuits Electronic Design Automation Python (Programming Language) Static Timing Analysis System on a Chip SystemVerilog Tcl (Programming Language) VHSIC Hardware Description Language (VHDL) Linux Virtual Server Scripting
+4 more
Backend Front End Software Development Physical Design Cts+

Job description

We are looking for Digital Design Engineers with strong expertise in either frontend RTL design, backend physical implementation, or ideally both.

You will contribute to the development of high-performance digital and mixedsignal ICs in advanced technology nodes such as 22FDX and other FinFET/FD-SOI processes.

We are hiring for both Mid-Level and Senior-Level roles, depending on experience and leadership capabilities. Responsibilities

  • OwnRTL design and micro-architecture of digital subsystems (e.g., DSP blocks, control logic, interfaces).
  • Develop and optimize backend flow, including synthesis, floorplanning, placement and routing (P&R), timing closure, and signoff (STA, LVS, DRC).

  • Perform logic synthesis and work with physical design teams to ensure a clean handoff and alignment across digital and mixed-signal boundaries.

  • Support integration of digital blocks with analog/mixed-signal subsystems.
  • Generate documentation, testbenches, and support post-silicon bring-up and debugging.
  • (Senior level) Lead block-level architecture, mentor junior designers, and guide design methodology decisions. Your Profile

  • Strong proficiency in RTL design using SystemVerilog/VHDL, digital verification, and scripting (Python, Tcl, etc.).

Requirements

Experience with EDA tools from Cadence, Synopsys or Mentor for logic synthesis, static timing analysis, and backend implementation.

  • Familiarity with low-power design techniques, clock domain crossing (CDC), and hierarchical SoC design.
  • Hands-on experience in physical implementation (floorplanning, P&R, CTS, STA, DRC, LVS).
  • Experience with modern process nodes, especially 22FDX, 16/12nm FinFET, or similar.
  • Good understanding of mixed-signal integration, top-level assembly, and testability concepts (DFT is a plus).
  • Strong problem-solving skills, attention to detail, and ability to work independently., Mid-Level: 3-5 years of relevant experience in digital IC design.
  • Senior-Level: 6+ years, with ownership of IP/SoC blocks or backend flows.
  • MSc or PhD in Electrical Engineering, Microelectronics, or related field.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on eu-recruit.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

1:04 min

Introduction to Bitcoin script parsing tools

Steve Shadders · LIVE

1:52 min

Structuring and scaling the backend engineering team

Stefan Lingler Stefan Lingler +1 · Coffee With Developers

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

1:53 min

Evaluating traditional scripting languages for modern development tasks

Jens Knipper Jens Knipper · Europe 2026 Virtual

1:12 min

Choosing TypeScript for complex backend applications

Maximilian Otto Maximilian Otto · WWC 2024

3:51 min

Technical skills and collaborative mindsets for mobility engineering roles

Georg Kühberger +1 · LIVE

Videos

See all

Related articles

See all