Senior System Engineer

Moseley Technical Services, Inc.
Scottsdale, AZ, United States
1 day ago
Apply on www.thejobnetwork.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
6 years minimum
Compensation
$182,770.0 - $193,170.0
Working hours
Regular working hours

Tech stack

Systems Engineering Automation of Tests Computer Engineering System Configuration Continuous Integration Ethernet Firmware Field-Programmable Gate Array (FPGA) Hardware-In-The-Loop Simulation Integrated Development Environments IP Addressing Python (Programming Language)
+18 more
LabVIEW Local Area Networks Network Configuration and Change Management Requirements Traceability Software Deployment Software Engineering Software Systems System Testing Systems Integration Test Data Teststand Data Processing Fpga Hardware Git Integration Tests Kubernetes Network Server Docker

Job description

We are hiring a Senior Systems Engineer - Spacecraft Test Integration / TIDES to serve as a senior cross-functional technical lead supporting aerospace and defense spacecraft test environments across hardware, FPGA/firmware, and software infrastructure. This role supports the Test Integration & Development Environment for Spacecraft (TIDES) organization across System Test Environment (STE) hardware, Platform Integration & Evolution (PIE) firmware, and Standard Software Infrastructure (SSI), with responsibility for spacecraft payload development, design verification, production test, sustainment, requirements traceability, automated test infrastructure, networked software deployment, technical proposals, and system integration.

Requirements

  • Security Clearance: Department of Defense TS/SCI security clearance is preferred at time of hire. \n

  • Bachelor’s degree in Systems Engineering, Electrical Engineering, Computer Engineering, Software Engineering, or a related Science, Engineering, or Mathematics field with a minimum of 8 years of relevant experience; or a Master’s degree with a minimum of 6 years of relevant experience. \n, * Experience with spacecraft payload development, integration, verification, production test, or sustainment. \n

  • Strong knowledge of system test environments, automated test systems, RF test equipment, FPGA-based interfaces, rack-level integration, test data infrastructure, and networked laboratory environments. \n

  • Experience translating payload requirements into stimulus, measurement, cabling, calibration, software, network configuration, and ATP evidence requirements. \n

  • Experience configuring and sustaining test networks and laboratory infrastructure, including static IP planning, isolated instrument LANs, 10G data paths, servers/workstations, software deployment, account coordination, backup/data handling, and networked test equipment troubleshooting. \n

  • Familiarity with LabVIEW, TestStand, Python, Git, CI/CD, Kubernetes, Docker/containerized deployment, instrument control, and networked test systems. \n

  • Familiarity with FPGA development, high-speed digital interfaces, timing/reference distribution, JESD204B, Ethernet/10G data paths, and hardware-in-the-loop (HIL) testing. \n

Benefits & conditions

n \n

  • Lead cross-functional technical coordination across TIDES System Test Environment (STE), Platform Integration & Evolution (PIE), and Standard Software Infrastructure (SSI) scope. \n

  • Support the architecture, design, integration, and verification of development, unit verification, production, module, power converter, NAS, and calibration test environments. \n

  • Translate spacecraft payload and program requirements into test capabilities, measurement approaches, interface requirements, verification methods, and evidence-generation plans. \n

  • Develop and coordinate engineering design packages, including top-level assemblies, Interface Control Documents (ICDs), cable packages, rack architectures, RF drawer concepts, FPGA/I/O drawer concepts, calibration plans, Bills of Material (BOMs), and test readiness artifacts. \n

  • Coordinate FPGA and digital I/O requirements across test racks, payload interfaces, data capture paths, timing/reference distribution, and platform evolution plans. \n

\n

\n

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.thejobnetwork.com
Prepare application

Good distractions

Loading talks and stories from around this role…