Software R&D Engineer, RTL Optimization Tools

NVIDIA Ltd.
Austin, TX, United States
about 2 months ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Experienced
Experience required
3 years minimum
Compensation
$136,000.0 - $218,500.0
Working hours
Regular working hours
Job source

Tech stack

Computer-Aided Design Artificial Intelligence Algorithm Design Very-Large-Scale Integration Artificial Neural Networks C++ (Programming Language) Code Generation Program Optimization Logic Synthesis of Circuits Distributed Systems Electronic Design Automation Hardware Design
+13 more
Machine Learning Pattern Recognition Software Engineering Static Timing Analysis SystemVerilog Verilog Reinforcement Learning Multithreading Large Language Models Parallel Computation Generative AI Information Technology Hardware Acceleration

Job description

NVIDIA’s success builds on a foundation of industry leading hardware. A key strategy in achieving this is our combining of the best of external EDA with highly optimized, internal EDA tools. Our team develops these tools by fusing advances in parallel computing, machine learning, and novel algorithms in C++. We are seeking an innovative CAD Software Engineer with particular interest in strategies and algorithms for large scale RTL quality, timing, and power optimization. Such optimization usually includes a mix of graph-based algorithms, AI, and feedback from RTL designers, so having experience relevant to each of those areas would be ideal. In practice, techniques often depend on many related domains, so a solid understanding of DFT, clock distribution, power gating, and other SOC integration aspects is essential.

Developing software within a leading hardware company means getting to almost exclusively focus on the latest processes and most advanced designs. We’re not bogged down by legacy support, niche roles, or convoluted approval processes. Our developers enjoy unusually high intellectual freedom and the ability to explore broad roles. If you like to work across many technical areas and see your successes directly realized in the world’s best AI hardware, this is it!

What you’ll be doing:

  • Invent new methods to enable parallel, graph-based RTL traversal, analysis, and manipulation.
  • Devise strategies for rapidly analyzing the impact of RTL changes on data path latency, power, and impact to DFT, clocking, and power delivery.
  • Explore use of LLMs (Large Language Models), GNNs (Graph Neural Networks), GANs (Generative Adversarial Networks), and Reinforcement Learning for suggesting or automatically implementing RTL modifications.
  • Explore high performance algorithms for clustering, min cost tree covering (technology mapping), datapath implementation and other details of logic synthesis, especially that efficiently incorporate human insight.
  • As with any software engineering team, we do write a lot of code, but this is broader than a typical CAD or EDA role. Instead, we as a team own the whole process from discovery and invention of new optimization opportunities, to developing solutions and working directly inside design teams to facilitate deployment. That translates to a bigger picture view of your work, going beyond simply responding to user requests to instead actively driving the roadmap of increasing hardware design productivity.

Requirements

Do you have experience in Verilog?, * MS or PhD in Electrical Engineering or Computer Science or equivalent experience

  • 3+ years of relevant experience in CAD software and VLSI hardware design
  • Demonstrated ability in software development with C++, particularly in algorithm development related to graph traversal, pattern matching, and optimization
  • Familiarity with RTL design, including Verilog and SystemVerilog code, as well as general hardware design concerns such as scan chain insertion, MBIST, clock and power distribution, and bus architectures
  • Familiarity with related EDA techniques, including logic synthesis, global route, static timing analysis, and SAT solvers
  • Strong communication and interpersonal skills

Ways to stand out from the crowd:

  • Experience with common EDA building blocks, such as Verific for Verilog parsing, Espresso for logic minimization, and various other components for logic rewriting, tree coverage, SAT solvers, and combinatorial optimization
  • Experience in high performance software design including multithreading, distributed computing, efficient memory and I/O use, etc.
  • Previous work experience including both software and hardware roles, especially involving SOC/IP integration or RTL design
  • Experience with various machine learning techniques for analysis, optimization, and code generation

Benefits & conditions

11001 Lakeline Blvd., Austin, TX 78717 Hybrid work $136,000 - $218,500 a year - Full-time, Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD.

About the company

NVIDIA is widely considered to be one of the technology world’s most desirable employers, and due to outstanding advancements, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you!

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on indeed.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:37 min

Tracing the evolution from early AI to generative AI

Mike Mike · WWC 2025

1:19 min

Advancing autonomous driving capabilities with specialized software talent

Katrin Lehmann Katrin Lehmann +1 · Coffee With Developers

2:14 min

Introduction to generative AI and content warnings

Cheuk Ho · WWC 2023

3:30 min

Transitioning from CUDA software architect to user

Stephen Jones · Coffee With Developers

1:54 min

Leveraging chip sets and software for artificial intelligence efficiency

Ankit Patel Ankit Patel · WWC 2025

4:01 min

Evolution of generative AI capabilities

David Estevez · WWC 2023

Videos

See all

Related articles

See all