Senior Digital Design & Verification Engineer

NXP
Caen, France
about 1 month ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
7 years minimum
Working hours
Regular working hours
Languages
English
Job source

Tech stack

Data Analysis Communications Protocols Computer Engineering Microarchitecture Software Debugging Logic Synthesis of Circuits Electronic Design Automation Perl (Programming Language) Formal Verification Python (Programming Language) SystemVerilog Tcl (Programming Language)
+6 more
Universal Asynchronous Receiver/Transmitter Verilog Scripting Serial Peripheral Interface PIC Microcontroller Code Inspection

Job description

NXP Semiconductors France is seeking a highly skilled and experienced Senior Digital Design & Verification Engineer to contribute to the development of cutting-edge automotive and industrial products. This role involves leading aspects of the digital design and verification flow, ensuring high-quality and robust silicon solutions., * Lead and execute digital design activities from specification to RTL implementation, including micro-architecture definition, clock domain crossing (CDC) analysis, and linting.

  • Develop and implement comprehensive verification plans, including testbench architecture, UVM-based verification environments, and assertion-based verification.
  • Perform functional verification, formal verification, and gate-level simulations to ensure design correctness and robustness.
  • Collaborate with system architects, analog designers, and software teams to define design requirements and resolve integration challenges.
  • Debug complex design and verification issues, identify root causes, and propose effective solutions.
  • Contribute to continuous improvement of design and verification methodologies, tools, and flows.
  • Mentor junior engineers and provide technical guidance within the team.Generate detailed documentation for design, verification, and analysis.

Requirements

Do you have experience in Verilog?, Do you have a Master’s degree?, * Master’s degree in Electrical Engineering, Computer Engineering, or a related field.

  • Minimum of 7 years of experience in digital IC design and verification.
  • Proven expertise in RTL design (Verilog/SystemVerilog) and strong understanding of digital design principles.
  • Extensive experience with UVM (Universal Verification Methodology) for testbench development and verification.
  • Proficiency in industry-standard EDA tools for simulation, synthesis, linting, and formal verification.
  • Solid understanding of embedded systems, microcontrollers, and communication protocols (e.g., SPI, I2C, UART, CAN, LIN).
  • Experience with scripting languages (e.g., Python, Perl, Tcl) for automation and data analysis.
  • Strong analytical, problem-solving, and debugging skills.
  • Excellent communication and interpersonal skills, with the ability to work effectively in a collaborative team environment.
  • Fluency in English (written and spoken) is required.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on indeed.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

59 sec

State of the art in software verification

Onur Kasimlar Onur Kasimlar · WWC 2025

1:48 min

Automating exploratory data analysis within training pipelines

Dora Petrella · WWC 2023

1:04 min

Introduction to Bitcoin script parsing tools

Steve Shadders · LIVE

5:59 min

Compiling routing logic into certified safety microcontrollers

Ulrich Wurstbauer +1 · LIVE

1:36 min

Performing exploratory data analysis to uncover underlying patterns

Julian Joseph · LIVE

1:53 min

Evaluating traditional scripting languages for modern development tasks

Jens Knipper Jens Knipper · Europe 2026 Virtual

Videos

See all

Related articles

See all