Hardware Test Verification Architect

About the Role: We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutions, * Collaborate with design and architecture teams to create test plans for highly configurable IPs meant to provide interconnectivity between components across an SOC, chiplet or multi chiplet systems

• Write UVM/SystemVerilog code to implement the test plan, checkers and scoreboards
• Collaborate with software teams to define and implement configurable testbenches
• Work with design and DV engineers to implement the test plan, debug failures, close coverage, etc., Hardware Test Verification Architect Location: Bolton (Hybrid) Salary: Circa £55,000 (dependent on experience) Are you a skilled Test and Verification professional looking to define and implement structured test philosophies across innovative, high-performance systems?..., Integrations System Verification Engineer Salary: Up to £45,000 (DOE) Location: Bristol up to 5 days on site with dynamic working (No start and finish time, 37 hours within the week and Clearance: British citizen or dual UK national. Security checks required. Travel..., This is a fantastic opportunity to join an established UK design team in Bristol and play a key role in the growth and success of a global leader in wireless technology for IoT. You'll be working on chips from first principles through to final silicon, with the chance to...

• BS/MS in Electrical Engineering, Computer Engineering or Computer Science
• 8+ years and current hands-on experience in block-level/IP-level/SOC-level verification
• Proficiency in Verilog, SystemVerilog
• Familiarity with industry-standard EDA tools for simulation and debug
• Deep experience with UVM-based testbenches
• Experience with modern programming languages like Python
• Knowledge of ARM AMBA protocols such as AXI, APB, and AHB
• Understanding of ARM CHI protocol is a plus
• Experience on working with IPs for caches, cache coherency, memory subsystems, interconnects and NOCs
• Experience with formal verification techniques, emulation platforms is a plus
• Excellent problem-solving skills and attention to detail
• Strong communication and collaboration skills, Job Description A leading engineering organisation is seeking a skilled Hardware Design Engineer to join their Barnstaple-based team. This hybrid role involves designing 19" rack systems housing server processors, EU, PSU, µP boards, and IO boards. Previous experience with...

Overview At Normal Computing, we're developing a new thermodynamic computing paradigm to accelerate probabilistic AI workloads by embracing noise, rather than fighting it. Our work combines foundational research on the physics of computing with a mission to ship scalable,..., Introduction Saab in UK is growing rapidly, with over 500 colleagues across nine sites. We bring together Swedish heritage and British expertise to drive innovation in areas such as software engineering, underwater robotics, radars, AI, and armed forces training. Joining...