Senior Applications and Solutions Engineer - Foundry Services

Intel Corporation
Hillsboro, United States of America
3 days ago

Role details

Contract type
Internship / Graduate position
Employment type
Full-time (> 32 hours)
Working hours
Regular working hours
Languages
English
Experience level
Senior
Compensation
$ 232K

Job location

Hillsboro, United States of America

Tech stack

Adobe InDesign
Application Notes
Computer Engineering
Software Debugging
Logic Synthesis of Circuits
Electronic Design Automation
Perl
Formal Verification
Python
Shell Script
System on a Chip
Tcl (Programming Language)
Alwayson
Scripting (Bash/Python/Go/Ruby)
Application Specific Integrated Circuits
Information Technology
Physical Design

Job description

We seek a Senior ASIC Design Engineer to provide technical support to Intel Foundry Services customers on PDKs through ASIC design implementation flows and to perform ASIC physical design execution with specialized focus on complex multi-voltage domain (UPF/CPF) designs and power-intent (VCLP and Conformal LP) verification signoff. This role drives quality improvements in design kits, supports customers through successful tape-outs, and performs ASIC design service on complex multi-voltage domain designs., Customer Technical Support and ASIC Design Execution

  • Provide comprehensive technical support to Intel Foundry Services customers on PDKs, digital reference flows and digital design signoff methodologies in multi-voltage domain implementation and verification.
  • Support and deliver ASIC/Digital tool/flow/methodology solutions, especially in multi-voltage domain design implementation and verification using Cadence and Synopsys tool suites. Have deep knowledge of UPF/CPF (level-shifter, isolation, power gating, retention, always-on) implementation and verification using (VCLP and Conformal LP). Have experience in writing and debugging UPF/CPF for multi-voltage domain designs.
  • Drive customer success through expert guidance and have strong hand-on experience in ASIC design execution

Quality Assurance and Documentation

  • Drive quality improvements in design kits and documentation through ASIC design reference flow validation and comprehensive documentation review
  • Create application notes, technical design checklists, and deliver training presentations to customers and internal teams
  • Establish and maintain high quality design through implementation and verification methodologies and checklists, This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Requirements

  • Self-driven and results-oriented with ability to manage multiple tasks effectively
  • Strong teamwork skills to drive solutions for implementation challenge
  • Analytical problem-solving capabilities for complex design issues
  • Excellent communication skills with experience in collaboration and customer feedback, The Minimum qualifications are required to be considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates., * US Citizenship required.
  • Ability to obtain a US Government Security Clearance.
  • Bachelor's degree in Electrical / Computer Engineering, Computer Science, or in a STEM related field of study.
  • 4+ years of experience with advanced CMOS processes (16nm and below).
  • 3+ years of experience in ASIC design implementing and verification in area of low power, multi-voltage domain
  • 3+ years of experience in scripting languages like Python, Perl, Tcl, and/or shell scripting, * Active US Government Security Clearance with a minimum of Secret level
  • Post Graduate degree in Electrical / Computer Engineering, Computer Science, or in a STEM related field of study
  • Experience with state-of-the-art process technology (7nm and below)
  • Hands-on experience in physical design Implementation and verification methodology for multi-voltage domain in SoC design
  • Experience using EDA tools for multi-power domain design (UPF/CPF) implementation and power-intent verification (VCLP, Conformal LP) at block and at SOC level
  • Experience in writing and debugging UPF/CPF for multi-voltage domain designs
  • Customer-facing experience in technical support roles

Benefits & conditions

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel (https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003) .

Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD

About the company

Intel Foundry is a systems foundry transforming the global semiconductor industry by delivering cutting-edge silicon process and packaging technology leadership for the AI era. Intel Foundry will be differentiated from other foundries by our world class industry-leading IP portfolio that customers can choose from including rich IP ecosystem including x86 cores, graphics, AI, and Arm/RISC-V IPs, world-class design services, and operationally resilient global manufacturing with committed capacity in the US and Europe., The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.

Apply for this position