Graphics/Machine Learning Hardware IP Silicon Architect

Google LLC
Mountain View, CA, United States
about 1 month ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
10 years minimum
Compensation
$192,000.0 - $279,000.0
Working hours
Regular working hours
Job source

Tech stack

Microarchitecture Image Quality Machine Learning Performance Tuning Software Engineering Alwayson Network Switches Application Specific Integrated Circuits Information Technology

Job description

  • Define and deliver the hardware Multimedia/Graphics ASIC IP integration architecture that meet competitive power, performance, area and image quality targets, which will require owning the targets through to tape-out and product launch.
  • Collaborate with Graphics, Camera, Video, Display and ML software, system and algorithm engineers to co-develop and specify competitive hardware IP architectures for integration into complex SoCs.
  • Partner with GPU, TPU, camera ISP, video and display hardware IP design teams across global sites to drive the hardware IP architecture specifications into design implementation for complex SoCs.
  • Align with SoC and System/Experience architects on meeting power, performance and area requirements at the SoC level for Graphics, ML, and Multimedia use cases and experiences.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google’s EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Requirements

  • Bachelor’s degree or equivalent practical experience within ASIC Design and Hardware Architecture.
  • 10 years of work experience in ASIC Hardware architecture and silicon design., * Master’s degree or PhD in Computer Science or Electrical Engineering.
  • Experience architecting and designing low power ASIC hardware IP for complex SoCs in the following areas: Graphics Processing and Machine Learning Acceleration.
  • Experience collaborating cross-functionally with Product Management, SoC architecture, IP design and verification, camera, video, Graphics/ML algorithm and software development teams.
  • Experience in architecting ambient or always-on vision hardware and workflows for ultra low power SoC applications.
  • Extensive experience in micro architecture, power and performance optimization.
  • Familiarity with interconnect/fabric, security, multi-level caching architectures.

Benefits & conditions

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google’s direct-to-consumer products. You’ll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google’s mission is to organize the world’s information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people’s lives better through technology.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $192000 - $279000 (USD) + 20% bonus target + equity + benefits

Learn more about benefits at Google.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.indeed.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

5:11 min

Aligning hardware development cycles with software evolution

Stephen Jones · Coffee With Developers

2:36 min

Applying supervised machine learning for practical rule extraction

Katja Träumner

2:28 min

Why raw OCR pipelines fail in reality

Nazeer Saeed Nazeer Saeed · WWC Europe 2026

3:18 min

Hardware architectures tailored for specific artificial intelligence computations

Stephan Gillich Stephan Gillich · WWC 2024

1:57 min

Evolution of machine learning algorithms and computing hardware

Alexandra Waldherr · LIVE

1:56 min

Improving OCR performance through image quality preprocessing

Nazeer Saeed Nazeer Saeed · WWC Europe 2026

Videos

See all

Related articles

See all