Digital Design Engineer

microTECH Global Limited
London, UK
about 1 month ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
8 years minimum
Compensation
£65,000.0 - £95,000.0
Working hours
Regular working hours
Job source

Tech stack

Adobe InDesign Code Coverage Software Debugging Logic Synthesis of Circuits Electronic Design Automation Field-Programmable Gate Array (FPGA) Python (Programming Language) Software Requirements Analysis SystemVerilog Tcl (Programming Language) Scripting Physical Design

Job description

  • Have in depth knowledge and understanding of best-practice digital design methods.
  • Be an expert at executing designs via a fully synthesised digital design flow with RTL and logic synthesis.
  • Be fully conversant with the SystemVerilog standard and digital EDA tools.
  • Be familiar with the use of constraints and the automatic place-and-route flow for the physical design.
  • Understand the importance of production test and have experience of design methods to maximize digital test coverage such as scan., * Development of functional digital blocks and contribution to complete mixed signal ASICs from definition to full production maturity.
  • Support the Product Definition team with feasibility study, product architecture definition and digital blocks design for FPGA emulation.
  • Complete RTL design in SystemVerilog of digital functions to meet all system requirements.
  • Create suitable block-level test benches for comprehensive verification of all digital blocks.
  • Create suitable behavioural models and top-level test benches for comprehensive verification and regression of all system-level functions and production test functions.
  • Complete digital synthesis with suitable physical constraints to meet all PPA requirements.
  • Define and implement DFT architecture. Perform scan insertion, ATPG and insert test points to achieve the required test coverage.
  • Oversee digital place-and-route, and ensure post-layout timing closure.
  • Generate all necessary design documentation and participate in design reviews.
  • Lead and oversee other team members to achieve the above.
  • Take a lead in digital design methodology improvements within the company

Requirements

  • Have experience of design techniques for optimising digital power consumption.
  • Have experience of debugging digital functions in a lab using suitable test equipment (e.g. mixed-signal oscilloscopes).
  • Have experience with scripting languages such as TCL/Python.
  • Have experience producing accurate and complete documentation., * MSc/MEng or PhD in Electronics Engineering or related subject.
  • Minimum 8 years’ experience in digital IC design using standard cell libraries.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on find.jobs

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

5:32 min

Avoiding the trap of testing private code for coverage

Golo Roden · WWC 2021

1:04 min

Introduction to Bitcoin script parsing tools

Steve Shadders · LIVE

2:00 min

Pivoting to digital engineering and code reuse

Ulrich Irnich Ulrich Irnich · WWC 2023

4:05 min

Analyzing different code coverage metrics and limitations

Michael Contento · WWC 2023

1:53 min

Evaluating traditional scripting languages for modern development tasks

Jens Knipper Jens Knipper · Europe 2026 Virtual

2:17 min

Early academic engineering and digital technology foundations

Marco Landi · WWC 2024

Videos

See all

Related articles

See all