Memory Interface PHY IP, Design Engineering Architect
- Discuss this with your agent
- Open in Claude
- Open in ChatGPT
Role details
Tech stack
Job description
- Contribute to PHY architecture development with deep understanding of memory interface PHY IPs (e.g., DDR, LPDDR), including electrical, timing, power, and protocol considerations
- Drive architecture decisions aligned with JEDEC standards, protocols, and compliance requirements
- Good understanding of PHY/IO circuit architecture including TX/RX, clocking, termination, power delivery, and signal integrity trade-offs
- Act as a customer-facing technical architect during pre-sales, evaluations, and post-delivery support, clearly articulating architecture choices and trade-offs
- Collaborate closely with Sales, Marketing, and Program teams to support customer engagements, RFIs, and technical proposals
- Provide expert-level IP support to customers, including architecture clarification, feature customization
- Work cross-functionally with design, verification, layout, and silicon validation teams to ensure architectural intent is correctly implemented
- Review and guide architecture specifications, design reviews, and technical documentation
- Influence product and technology roadmap planning by identifying future standards, protocol evolution, and customer-driven requirements
- Demonstrate strong communication, accountability, and technical ownership across internal and external interactions
Requirements
- M.S. degree in Electrical Engineering, Computer Engineering, or related field
- Minimum 15 years of industry experience in memory interface PHY, high-speed IO, or related domains
- Strong background in memory interface PHYs, JEDEC standards, and protocols
- Proven ability to own customer-facing technical engagements and drive issues to closure
- Excellent written and verbal communication skills
Benefits & conditions
The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
About the company
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology., Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Apply for this position
This job is hosted externally. Click below to view the full posting and apply.
Apply on dejobs.orgGood distractions
Talks and stories from around this role — technically off-topic, practically not.
Moments
Explore playlistsVideos
See allRelated articles
See all
Introducing Redis Agent Memory Server
Dev Digest 212: WebMCP or MCP, What is DevRel, AI's 10% Productivity Boost, and a 49MB Web Page…
Data Science & more: The Lopez dilemma
Dev Digest 162: AI careers, MCP, AWS best practices & floppy sweaters