Design Engineering Architect

Cadence Design Systems, Inc.
San Jose, CA, United States
2 months ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Compensation
$136,500.0 - $253,500.0
Working hours
Regular working hours
Job source

Tech stack

Computer Engineering Signal Integrity

Job description

  • Contribute to PHY architecture development with deep understanding of memory interface PHY IPs (e.g., DDR, LPDDR), including electrical, timing, power, and protocol considerations

  • Drive architecture decisions aligned with JEDEC standards, protocols, and compliance requirements

  • Good understanding of PHY/IO circuit architecture including TX/RX, clocking, termination, power delivery, and signal integrity trade-offs

  • Act as a customer-facing technical architect during pre-sales, evaluations, and post-delivery support, clearly articulating architecture choices and trade-offs

  • Collaborate closely with Sales, Marketing, and Program teams to support customer engagements, RFIs, and technical proposals

  • Provide expert-level IP support to customers, including architecture clarification, feature customization

  • Work cross-functionally with design, verification, layout, and silicon validation teams to ensure architectural intent is correctly implemented

  • Review and guide architecture specifications, design reviews, and technical documentation

  • Influence product and technology roadmap planning by identifying future standards, protocol evolution, and customer-driven requirements

  • Demonstrate strong communication, accountability, and technical ownership across internal and external interactions

Requirements

  • M.S. degree in Electrical Engineering, Computer Engineering, or related field

  • Minimum 15 years of industry experience in memory interface PHY, high-speed IO, or related domains

  • Strong background in memory interface PHYs, JEDEC standards, and protocols

  • Proven ability to own customer-facing technical engagements and drive issues to closure

  • Excellent written and verbal communication skills

Benefits & conditions

The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

About the company

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology., E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on juju.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

1:19 min

Shifting developer roles toward system specifications and design

Krzysztof Cieślak Krzysztof Cieślak · WWC Europe 2026

2:14 min

Overcoming age and background to study engineering

Anna John · WWC 2023

1:16 min

Training against media augmentations to preserve signal integrity

Haoqi Wu Haoqi Wu · WWC Europe 2026

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · WWC 2021

3:16 min

Early exposure to limited hardware and open source

Thomas Dohmke Thomas Dohmke · WWC 2022

4:17 min

Integrating signals with libraries and NgRx

Daniela Bonvini · LIVE

Videos

See all

Related articles

See all