Technical Program Management Lead (Member of Technical Staff)

Powerlattice Technologies Incorporated
United States
13 days ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
10 years minimum
Compensation
$160,000.0 - $190,000.0
Working hours
Regular working hours
Job source

Tech stack

Board Bringup Confluence JIRA Collaborative Software Firmware Hardware Design Issue Tracking Systems Microsoft Project Package Development Process Systems Development Life Cycle Rapid Prototyping Process System on a Chip
+6 more
Systems Integration Smartsheet Application Specific Integrated Circuits Functional Dependencies Information Technology Physical Design

Job description

We are seeking an experienced Technical Program Management Lead to drive execution of complex silicon IC and hardware development programs from concept through production. This role will partner closely with engineering, operations, supply chain, and external vendors to ensure successful delivery of high-quality products on aggressive schedules., * Lead end-to-end engineering program management for silicon IC and hardware development projects from planning through production release.

  • Drive cross-functional execution across ASIC/SoC design, verification, physical design, firmware, hardware, validation, operations, and manufacturing teams.
  • Develop and maintain program schedules, milestones, dependencies, resource plans, and risk assessments.
  • Coordinate closely with third-party vendors, design partners, contractors, and manufacturing suppliers to ensure deliverables meet schedule, quality, and cost targets.
  • Track critical path items and proactively identify and resolve program risks, bottlenecks, and execution gaps.
  • Drive alignment between engineering teams and external partners on priorities, schedules, deliverables, and issue resolution.
  • Lead regular program reviews, status meetings, and executive updates.
  • Manage silicon development milestones including specification freeze, RTL release, tape-out, package development, board bring-up, validation, and production readiness.
  • Coordinate hardware development activities including PCB design, prototype builds, lab validation, and system integration.
  • Support engineering change management, issue tracking, and escalation management processes.
  • Ensure effective communication and coordination across geographically distributed teams and external vendors.
  • Drive continuous improvement in program management processes, execution methodologies, and operational efficiency.

Requirements

This is a Hybrid role requiring 3 days a week onsite at our HQ’s in Vancouver, WA (Greater Portland Area) or Chandler, AZ. While we are primarily seeking candidates in HQ-Vancouer and Chandler, remote flexibility may be considered for exceptional candidates in Silicon Valley, CA.

  • Bachelor’s degree in Engineering, Computer Science, or related technical field.
  • 10+ years of program management experience in semiconductor, ASIC/SoC, or hardware product development environments.
  • Strong understanding of silicon IC development flows including architecture, design, verification, physical design, tapeout, bring-up, and production.
  • Experience managing hardware development programs including PCB/system development and validation activities.
  • Proven experience coordinating and driving execution with third-party vendors, design houses, manufacturing partners, and suppliers.
  • Strong project planning and schedule management skills with the ability to manage complex cross-functional dependencies.
  • Experience managing aggressive development schedules and multiple concurrent deliverables.
  • Strong risk management, problem-solving, and decision-making skills.
  • Excellent communication, leadership, and stakeholder management abilities.

Experience using program management and collaboration tools such as Jira, Confluence, Smartsheet, MS Project, or equivalent., * Experience managing mixed-signal SoC or high-performance silicon development programs.

  • Familiarity with semiconductor manufacturing, packaging, test, and supply chain operations.
  • Experience supporting silicon bring-up, validation, and production ramp activities.

Benefits & conditions

Pulled from the full job description

  • 401(k)
  • Health insurance
  • Vision insurance
  • Dental insurance
  • Stock options, Anticipated annual base salary for Member of Technical Staff: $160,000 - $190,000
  • Stock option grant
  • Comprehensive benefits package including health, dental, vision, and 401(k)

About the company

PowerLattice is a well-funded semiconductor start-up company backed by well-known large Silicon Valley VCs. The company is working on the industry’s groundbreaking chiplet solution for a fundamental shift in how high-performance chips get powered, paving the way for the next generation of AI and advanced computing.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.indeed.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:33 min

Expanding enterprise search integrations with Jira, Confluence, and GitHub

Prashanth Chandrasekar Prashanth Chandrasekar · WWC 2024

3:05 min

Integrating an assistant application with Jira software

Felix Augenstein · LIVE

2:19 min

Orchestrating over-the-air firmware updates for vehicle modules

Denis Grahovac · WWC 2021

2:48 min

Daily responsibilities and alignment practices for technical engineering leadership

Edoardo Dusi · LIVE

5:47 min

Integrating user stories and test automation via Jira tools

Christoph Ruggenthaler · LIVE

1:10 min

Balancing engineering leadership expectations with hands-on coding tasks

John Bettiol · WWC 2022

Videos

See all

Related articles

See all