RTL Design Engineer

Advanced Micro Devices, Inc.
San Jose, CA, United States
about 1 month ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Compensation
$141,760.0
Working hours
Regular working hours

Tech stack

Artificial Intelligence Computer Engineering Software Debugging Digital Electronics Logic Synthesis of Circuits Perl (Programming Language) Field-Programmable Gate Array (FPGA) Python (Programming Language) Static Timing Analysis SystemVerilog Tcl (Programming Language) Verilog
+1 more
Scripting

Job description

We are looking for an adaptive, self-motivated design engineer to be part of a leading team to drive and improve AMD’s abilities to deliver the highest quality, industry-leading technologies to market. As a key contributor, you will focus on RTL design and validation of high-speed interfaces such as Chip-to-Chip interconnect and highly configurable mufti-protocol PHYs. The design engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development., * Perform RTL design of digital components.

  • Work with functional verification team to meet coverage and quality standards.
  • Analyze/fix Lint and CDC errors of the components.
  • Guarantee quality/timely deliverables meeting project’s schedule.
  • Help to improve/automate design process.
  • Support post-silicon product bring-up/debug., AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

Requirements

You have a passion for digital design, and verification. You are a team player, have strong analytical and problem-solving skills and are willing to learn and ready to take on problems., * Working experience in designing digital components for high performance, low power FPGA/SOC.

  • Combined Experience or relevant course work in some of the following areas:

  • SerDes/Memory/Chip-to-Chip interconnect PHY Designs
  • Design of digital circuits and components using Verilog/System Verilog
  • Debugging in digital and mixed-signal simulation environment.
  • Power-optimization of digital designs.
  • Multi-clock domain designs.
  • Design constraints for synthesis and static timing analysis.
  • Logic synthesis, timing closure, logical equivalence checking.
  • Scripting languages such as Perl, Tcl, or Python.
  • Use of AI for productivity enhancement

  • Excellent verbal and interpersonal communication skills

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in Computer engineering/Electrical Engineering

Benefits & conditions

$141,760.00/Yr.-$212,640.00/Yr.

About the company

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on diversityjobs.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

1:04 min

Introduction to Bitcoin script parsing tools

Steve Shadders · LIVE

59 sec

State of the art in software verification

Onur Kasimlar Onur Kasimlar · WWC 2025

1:53 min

Evaluating traditional scripting languages for modern development tasks

Jens Knipper Jens Knipper · Europe 2026 Virtual

5:59 min

Compiling routing logic into certified safety microcontrollers

Ulrich Wurstbauer +1 · LIVE

2:22 min

Leveraging unique cultural backgrounds in engineering design

Ixchel Ruiz · LIVE

4:30 min

Evaluating developer experience constraints in native scripts

Steve Shadders · LIVE

Videos

See all

Related articles

See all