Sr. Engineer, Digital Design

SiTime Corporation
München, Germany
20 days ago
Apply on www.adzuna.de
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
2 years minimum
Working hours
Regular working hours
Languages
English
Job source

Tech stack

Boolean Algebra Computer Engineering Microarchitecture Software Debugging Logic Synthesis of Circuits Perl (Programming Language) Hardware Description Language Python (Programming Language) MATLAB Software Tools Signal Processing Simulink
+6 more
Static Timing Analysis SystemVerilog Tcl (Programming Language) Verilog Scripting Backend

Job description

  • Developing micro-architecture specification of the logic circuit from reading and comprehending the Product Requirement Document (PRD).
  • Developing the Register Transfer Level (RTL) design from the micro-architecture specification using Verilog or SystemVerilog as the HDL.
  • Developing standalone test benches to verify the RTL behavior.
  • Writing and verifying SystemVerilog Assertions (SVA) for a design.
  • Writing timing constraints and clock definition for synthesis and place and route tools.
  • Running industry-standard synthesis tools (e.g., Genus or Design Compiler) and being able to fix timing problems if they arise.
  • Understanding various design tradeoffs including timing/area/power and knowing how to improve them.
  • Reading and understanding the Static Timing Analysis (STA) reports from an industry-standard STA tool (e.g., Prime Time).
  • Cross-functional interactions and communication with various teams within SiTime including analog, verification, backend, system, and test engineering teams.
  • Post-Si bring-up, validation, and debugging.

Requirements

  • Master’s degree in electrical engineering plus 5 years of relevant work experience in the industry.
  • Excellent verbal and written communication skills in English.
  • Proficient in Verilog and SystemVerilog.
  • Expertise in digital logic design fundamentals such as clock divider circuits, multi-clock logic designs, CDC, FIFO, FSM, etc.
  • Experience in designing mixed-signal digital logic.
  • Basic understanding of Discrete time Signal Processing theory, FIR, and IIR filter design.
  • Solid experience in digital design flow including RTL design, synthesis, timing constraints, and STA.
  • Skilled in scripting languages Perl/Tcl/Python., * Ph.D. in electrical/computer engineering plus 3 years of relevant industry experience.
  • 2-5 years of experience in designing high-precision digital arithmetic logic and Digital Signal Processing.
  • 2-5 years of experience in designing Digital Phase-Locked Loops (DPLL).
  • Experience in complex FSM design.
  • Familiarity with MATLAB, Simulink, or any other high-level modeling tools.
  • Experience in low-power digital design flow.
  • Basic understanding of the Control Theory.

The actual wage offered may vary depending on work location, experience, education, training, external market data, internal pay equity, or other bona fide factors.

Benefits & conditions

SiTime compensation packages includes base salary, bonus based on achieving your innovation goals and equity.

Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

  • Innovation on Top - Philosophies of Innovation with Rajesh Vashist
  • Fabrication Knowledge - An Interview with Rajesh Vashist
  • SiTime Corporation - YouTube

About the company

SiTime Corporation is a precision timing company. Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 3 billion devices shipped, SiTime is changing the timing industry. For more information, visit www.sitime.com., We at SiTime take pride in being the only company in the market that offers MEMS-based timing solutions. Our MEMS dies are uniquely complemented by our CMOS dies in the same package. We use state-of-the-art analog and digital circuits to achieve very aggressive design specs for our timing solutions. Our precision timing products keep pushing the boundaries of the industry across all dimensions and are by far superior to our competition. This has enabled us to continuously gain market share.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.adzuna.de
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:32 min

Introduction to Zeiss and industrial manufacturing hardware

Andreas Kaldun Andreas Kaldun

2:40 min

Motivations for transitioning legacy MATLAB repositories to Python

Michael Niebisch Michael Niebisch · World Congress 2024

1:52 min

Structuring and scaling the backend engineering team

Stefan Lingler Stefan Lingler +1 · Coffee With Developers

1:39 min

Speaker introduction and software engineering background

Daniel Raniz Raneland · LIVE

2:14 min

Custom domain controllers and vehicle communication networks

Denis Grahovac · World Congress 2021

1:12 min

Choosing TypeScript for complex backend applications

Maximilian Otto Maximilian Otto · World Congress 2024

Videos

See all

Related articles

See all