ATE Test Engineer

NVIDIA Corporation
Santa Clara, CA, United States
6 days ago
Apply on nvidia.wd5.myworkdayjobs.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
5 years minimum
Compensation
$132,000.0 - $207,000.0
Working hours
Regular working hours

Tech stack

Artificial Intelligence C++ (Programming Language) Computer Engineering Software Debugging Perl (Programming Language) White-Box Testing Python (Programming Language) Signal Integrity Graphics Processing Unit (GPU) High Performance Computing Test Scripts Hardware Testing

Job description

As one of the technology industry’s most desirable employers, NVIDIA is an industry leader in high-performance computing, gaming and AI. NVIDIA’s GPUs are extraordinary in performance and efficiency, and we are continually innovating in creative ways to deliver outstanding solutions in a wide range of sectors.

This is a Test Engineer position supporting the Integrated Circuit Defect Analysis (FA) team. The engineer will enable tailored test equipment and software for the Advantest PS5000 and the Teradyne UltraFLEXPlus (UF+) platforms, while working closely with the product TE team and be embedded in the FA team. You will bridge the gap between design, automated test equipment (ATE), and IC failure analysis. You are responsible for co-developing specialized test equipment, adapting FA methodologies, and crafting test scripts that enable diagnostics and root-cause isolation on advanced, high-performance silicon.

What you’ll be doing:

  • Port and develop test vectors, patterns, and software on the Advantest V93000 system, specifically the PS5000 module, as well as Teradyne UltraFLEXplus platforms.
  • Convert design simulation data (e.g., VCD, EVCD, STIL) into functional, scan, and structural test patterns to recreate IC failures on the tester.
  • Partner with FA engineers, design teams, and test floor technicians to translate physical FA steps like ATE-assisted EMMI or OBIRCH into reproducible, electrical test flows.
  • Improve turnaround time from device failure to root cause by optimizing tester hardware bandwidth, signal integrity, and diagnostic software flows.
  • Design, prototype, and validate custom test hardware (e.g., specialized load boards, probe cards, and device-under-test (DUT) interfaces) for FA setups.

Requirements

  • B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related technical field, or equivalent experience.
  • 5+ years of hands-on experience with Advantest V93000 (PS5000) (SmarTEST 8 environment) and Teradyne UltraFLEXplus (IG-XL software).
  • Proficiency with script automation (Python, C++, or Perl) and digital vector processing/debug.
  • Familiarity with IC FA flows, failure isolation, electrical fault localization, and yield analysis.

Benefits & conditions

With highly competitive salaries and a comprehensive benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people on the planet working for us. If you’re creative and autonomous, with a genuine passion for technology, we want to hear from you.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 132,000 USD - 207,000 USD for Level 3, and 152,000 USD - 253,000 USD for Level 4.

You will also be eligible for equity and benefits.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on nvidia.wd5.myworkdayjobs.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

40 sec

Hardware durability labs and robot testing methods

Chris Heilmann +1 · LIVE

3:20 min

Certifying safety-critical automotive software and deploying progressive testing strategies

David Romić · World Congress 2023

1:16 min

Training against media augmentations to preserve signal integrity

Haoqi Wu Haoqi Wu · World Congress 2026 Europe

1:31 min

Managing self-healed test scripts safely within continuous integration

Andrei Nutas Andrei Nutas · World Congress 2026 Europe

6:44 min

Hardware integration testing suites and autonomous track operations

Denis Grahovac · World Congress 2021

2:58 min

Overcoming testing bottlenecks on embedded target hardware

Lukas Sucher Lukas Sucher +1 · World Congress 2024

Videos

See all

Related articles

See all