Senior Trading Systems Engineer

Jobot
Newport Beach, CA, United States
6 days ago
Apply on arc.dev
Prepare application

Role details

Contract type
Permanent contract
Employment type
Part-time (≤ 32 hours)
Experience level
Expert
Experience required
5 years minimum
Compensation
$275,000.0
Working hours
Regular working hours
Job source

Tech stack

Clean Code Principles Algorithmic Trading C++ (Programming Language) Computer Engineering Microarchitecture Data Structures Memory Management High-Frequency Trading Networking Hardware Performance Tuning TCP/IP Verilog
+6 more
VHSIC Hardware Description Language (VHDL) Multithreading Fpga Hardware Concurrency Information Technology Low Latency

Job description

We are looking for an Elite Trading Systems Developer to own, optimize, and scale our core electronic execution pipeline. You will write deterministic, hardware-aware C++ code responsible for executing millions of daily orders across global derivatives exchanges., Trading Systems Developer to design, build, and optimize our next-generation electronic trading infrastructure. You will engineering ultra-low latency software that handles millions of orders daily. This role sits at the intersection of high-performance computing and competitive financial markets. Core Responsibilities Optimize Latency: Minimize system microsecond delays in the automated trading pipeline. Build Architecture: Code robust, deterministic, and concurrent order execution systems. Integrate Venues: Develop low-latency market data feeds and exchange connectivity gateways. Enhance Tools: Create internal performance profiling and real-time monitoring utilities. Collaborate Daily: Partner closely with quantitative researchers to productionize complex alpha strategies. Required Technical Skills Expert C++: Advanced proficiency in C++17/20, including template metaprogramming and STL. Low-Level Systems: Deep knowledge of Linux kernel tuning, OS internals, and CPU architecture.

Requirements

Concurrency: Mastery of lock-free data structures, multi-threading, and memory models. Networking Hardware: Experience with TCP/IP, UDP, sockets, and kernel-bypass tech (e.g., Solarflare EF_VI).Hardware Acceleration: Familiarity with FPGA development (Verilog/VHDL) is highly advantageous. Qualifications & Experience Education: Bachelor’s or Master’s in Computer Science, Computer Engineering, or Physics. Track Record: Minimum 5+ years building high-frequency trading (HFT) or market-making systems. Mindset: Obsession with clean code, memory management, and hardware-level optimization.

Benefits & conditions

Salary: $275,000 - $450,000 per year

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on arc.dev
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

5:02 min

Mapping distributed compute paradigms to modern vehicles

Joachim Werner · LIVE

5:48 min

Balancing delivery latency with stream reliability and scale

Phil Cluff · LIVE

1:45 min

Building IT systems for global finance markets

Anastasia Troitskaya Anastasia Troitskaya · World Congress 2024

3:50 min

Queues in TCP stacks and continuous network connections

Clemens Vasters Clemens Vasters · World Congress 2022

2:25 min

Engineering career path from embedded systems to banking

John Woods John Woods · LIVE

3:37 min

Accessing API documentation and testing remote driving latency

Alexandru Ciinaru Alexandru Ciinaru +3 · World Congress 2025

Videos

See all

Related articles

See all