Digital Design Architect HPC IP - 18388

Synopsys
Austin, TX, United States
20 days ago
Apply on diversityjobs.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Compensation
$181,000.0 - $271,000.0
Working hours
Regular working hours

Tech stack

Adobe InDesign Digital Arts Logic Synthesis of Circuits Ethernet Formal Verification PCI Express Application Specific Integrated Circuits

Job description

An experienced and visionary ASIC Digital Architect, who is passionate about driving the future of semiconductor technology. You possess deep functional knowledge and expertise in design methodologies, and you thrive in an environment where you can influence and implement new HPC Interface IP solutions used by leading semiconductor companies worldwide.

What You’ll Be Doing:

  • Defining and developing ASIC RTL design and verification at both chip and block levels.
  • Creating and executing design plans for complex digital designs, focusing on high-speed IO protocols including DDR, PCIe, CXL, UCIe, and Ethernet technologies.
  • Collaborating with cross-functional teams to ensure seamless integration and functionality of designs.
  • Utilizing advanced design and verification methodologies and tools to achieve high-quality results.
  • Mentoring engineers and promoting best practices, technical excellence, and continuous improvement.
  • Communicating with internal and external stakeholders to align goals and deliverables.

The Impact You Will Have:

  • Enhancing the reliability and performance of Synopsys’ digital design processes.
  • Advancing DDR, PCIe, UCIe, and Ethernet technologies to enable cutting-edge semiconductor solutions.
  • Improving time-to-market for high-performance silicon chips through efficient methodologies.
  • Building and nurturing a highly skilled development team, elevating overall project quality.
  • Influencing strategic decisions that shape the future of Synopsys’ capabilities.
  • Ensuring that Synopsys remains a leader in the semiconductor industry through continuous technological advancements., You’ll join a high-impact Synopsys team advancing next-generation design technologies. In this role, you will help shape the architecture and execution of leading digital core protocols-including DDR, PCIe, UCIe and Ethernet technologies-driving innovation, integration, and performance across critical semiconductor solutions.

Requirements

  • BSEE/MSEE with extensive experience in ASIC RTL design.
  • In-depth knowledge of DDR, PCIe, UCIe, and Ethernet technologies and similar IO protocols and their applications.
  • Proficiency in advanced digital design tools and methodologies.
  • Strong problem-solving skills and the ability to work independently.
  • Excellent communication skills for effective collaboration with diverse teams.

Who You Are:

  • A visionary leader with a strategic mindset.
  • A mentor who fosters talent and encourages innovation.
  • A proactive problem solver who thrives in complex environments.
  • An effective communicator with the ability to convey technical concepts to a broad audience.
  • A team player who values collaboration and diversity.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on diversityjobs.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

4:52 min

Connecting namespaces with local virtual ethernet pairs

Oliver Seitz Oliver Seitz · World Congress 2025

2:06 min

Storing data in hardware and collaborative digital art projects

Chris Heilmann +2 · LIVE

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

2:12 min

Implementing automotive ethernet and connected remote vehicle telemetry applications

David Romić · World Congress 2023

2:00 min

Pivoting to digital engineering and code reuse

Ulrich Irnich Ulrich Irnich · World Congress 2023

1:48 min

Preventing digital art theft with non-fungible tokens

Hendrik Ebbers Hendrik Ebbers · LIVE

Videos

See all

Related articles

See all