Application Engineer-Staff Engineer-18351

Synopsys
Austin, TX, United States
7 days ago
Apply on diversityjobs.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
5 years minimum
Compensation
$112,000.0 - $168,000.0
Working hours
Regular working hours
Languages
English

Tech stack

Adobe InDesign Unix Software Debugging Ethernet PCI Express Static Timing Analysis System on a Chip SystemVerilog Verilog Application Specific Integrated Circuits

Job description

  • Supporting Interface IP customers with integration across the SoC design flow
  • Assisting with technical issue resolution and integration reviews
  • Helping with silicon and system bring-up, including debugging critical issues
  • Collaborating with internal teams to deliver solutions aligned to customer requirements
  • Staying current with industry standards, protocol developments, and application trends
  • Traveling occasionally to support customer engagements

The Impact You Will Have:

  • Supporting successful adoption and integration of Synopsys Interface IP products
  • Helping customers move development forward through effective technical support
  • Contributing to customer success by helping resolve integration issues efficiently
  • Building experience with advanced IP and high-speed interface technologies
  • Contributing to Synopsys’ reputation as a trusted customer partner, This team helps customers integrate Interface IP into SoC designs, navigate design flows, debug critical issues, and support silicon bring-up. Working closely with customers and internal partners, the team contributes to successful deployment across a range of market segments.

Requirements

You are a motivated Application Engineering professional with a solid foundation in ASIC SOC design and familiarity with high-speed protocols such as PCIe, SerDesand DDR. You bring hands-on experience in simulation, synthesis, and static timing analysis, along with strong analytical and problem-solving skills. You are excited to support customers as they integrate leading Interface IP into complex SoC designs., * Bachelor’s or Master’s degree in Electrical Engineering or a related field, with a focus on ASIC SOCdesign

  • 5+ years of experience in design, verification, or application engineering

  • Proficiency in RTL coding with Verilog and/or System Verilog
  • Experience with high-speed protocols such as PCIe, Ethernet and DDR
  • Hands-on experience with simulation, synthesis, and static timing analysis (STA)
  • Familiarity with UNIX environments and ASIC/SoC tape-out flows
  • Knowledge of CDC, RDC, lint, and DFT is a plus

Who You Are:

  • Curious, results-oriented, and able to manage multiple priorities
  • Strong in verbal and written communication in English
  • Effective at collaborating across teams
  • Analytical, thoughtful, and strong at solving technical problems
  • Willing to travel occasionally as needed

Benefits & conditions

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.

About the company

Synopsys is the leader in engineering solutions from silicon to systems, powering the era of pervasive intelligence. Our technologies help drive innovation across chip design, verification, and IP integration, enabling breakthroughs from AI systems to autonomous vehicles. Join us to help accelerate the next generation of technology.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on diversityjobs.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:03 min

Microsoft integrating native Unix coreutils into Windows environments

Chris Heilmann +2 · LIVE

4:52 min

Connecting namespaces with local virtual ethernet pairs

Oliver Seitz Oliver Seitz · World Congress 2025

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

2:04 min

Defining timestamps and the international standard format

Denny Biasiolli Denny Biasiolli · Europe 2026 Virtual

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · World Congress 2021

2:12 min

Implementing automotive ethernet and connected remote vehicle telemetry applications

David Romić · World Congress 2023

Videos

See all

Related articles

See all