Senior Digital FE Design Engineer

EURAXESS Ireland
Belgium
4 days ago
Apply on www.collegerecruiter.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
5 years minimum
Working hours
Regular working hours

Tech stack

Code Coverage Computer Engineering Desktop Publishing Logic Synthesis of Circuits Electronic Design Automation Python (Programming Language) SystemVerilog Tcl (Programming Language) Strategies of Testing Verilog Scripting Application Specific Integrated Circuits
+2 more
Front End Software Development Physical Design

Job description

Senior Digital Front-End Design Engineer - Drive the complete RTL-to-GDS flow and shape next-generation silicon solutions., As a Senior Digital Front-End Design Engineer, you are responsible for all design tasks in the RTL-to-GDS flow, ensuring high-quality and efficient implementation of complex ASIC designs. You work in a highly skilled Front-End (FE) team that provides design services to both internal IMEC research groups and external customers worldwide. The team consists of 10 members with diverse experience levels ranging from 2 to 35 years, offering a collaborative environment for knowledge sharing and technical growth.

  • Perform RTL synthesis and optimize for timing, area, and power.
  • Execute DFT (Design-for-Test) insertion using industry-standard tools.
  • Conduct Logical Equivalence Checking (LEC) to validate design integrity.
  • Generate and validate ATPG (Automatic Test Pattern Generation) patterns.
  • Improve test coverage through advanced methodologies.
  • Run pre-layout and post-layout test pattern simulations to ensure robustness.
  • Collaborate closely with physical design teams for seamless RTL-to-GDS integration.
  • Utilize Cadence EDA tools for synthesis, verification, and sign-off.
  • Apply Tessent (Siemens) tools for DFT insertion and ATPG in specific projects.
  • Troubleshoot and resolve design issues across the front-end flow.
  • Document design processes and contribute to continuous improvement initiatives.
  • Engage with internal and external stakeholders to deliver high-quality design services.

Requirements

  • 5+ years of experience in ASIC front-end design, including RTL-to-GDS flow.
  • Proven expertise in synthesis, DFT, LEC, ATPG , and test coverage improvement.
  • Hands-on experience with Cadence tools (Genus, Modus, Conformal, etc.).
  • Familiarity with Tessent tools for DFT and ATPG.
  • Solid understanding of digital design principles , timing closure, and test strategies.
  • Proficiency in Verilog/SystemVerilog and scripting languages (Tcl, Python, etc.).
  • Strong problem-solving skills and ability to work in cross-functional teams.
  • Excellent communication skills and attention to detail.
  • A degree in Electrical Engineering, Computer Engineering, or related field (Master’s preferred).

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.collegerecruiter.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

5:32 min

Avoiding the trap of testing private code for coverage

Golo Roden · World Congress 2021

1:04 min

Introduction to Bitcoin script parsing tools

Steve Shadders · LIVE

2:00 min

Pivoting to digital engineering and code reuse

Ulrich Irnich Ulrich Irnich · World Congress 2023

4:05 min

Analyzing different code coverage metrics and limitations

Michael Contento · World Congress 2023

1:53 min

Evaluating traditional scripting languages for modern development tasks

Jens Knipper Jens Knipper · Europe 2026 Virtual

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

Videos

See all

Related articles

See all