GFX/Display IP Digital Design Engineer
The Meta Game, Inc.
San Diego, CA, United States
3 days ago
- Discuss this with your agent
- Open in Claude
- Open in ChatGPT
Apply on dejobs.org
Prepare application
- Draft this with your agent
- Open in Claude
- Open in ChatGPT
Role details
Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Compensation
$146,000.0 - $209,000.0
Working hours
Regular working hours
Job source
Tech stack
C (Programming Language)
Artificial Intelligence
C++ (Programming Language)
Computer Graphics
Microarchitecture
Logic Synthesis of Circuits
Python (Programming Language)
Machine Learning
Shell Script
Software Engineering
Static Timing Analysis
Subsystems
+5 more
Application Specific Integrated Circuits
Procedural Programming
Power Analysis (Cryptography)
Hardware Acceleration
Physical Design
Job description
Meta is seeking highly skilled Design Engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning and network acceleration. You will collaborate with researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware., GFX/Display IP Digital Design Engineer Responsibilities:
- Contribute to ASIC digital ÂľArchitecture and design
- Assist performance/power analysis of the design and help meet power and performance targets
- Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration
- Collaborate with adjacent teams such as Verification, Physical Design, and Design-for-Test
- Develop micro-architecture, RTL coding, and design verification for complex IPs
- Drive IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads
Requirements
- Experience in digital design ÂľArchitecture, RTL coding, and micro-architecture development
- Experience communicating technical design decisions and trade-offs to cross-functional partners such as verification, physical design, and architecture teams, 9. Experience micro-architecting and designing IP with heavy fixed-point and/or floating-point data path logic
- Experience with synthesis, static timing analysis, and timing closure methodologies
- Experience collaborating with verification or physical design teams during the silicon development cycle
- Experience with microarchitecture and design optimization for power, performance, and area
- Experience with at least one procedural programming language (C, C++, Python, etc.)
- Experience with shell scripting (bash and/or csh)
- Experience with CDC and RDC analysis
- Experience with pixel processing pipelines like 2D/3D GFX engines and/or display processing units
- Demonstrated ability to integrate AI tools to optimize/redesign workflows and drive measurable impact (e.g., efficiency gains, quality improvements)
- Experience adhering to and implementing responsible, ethical AI practices (e.g., risk assessment, bias mitigation, quality and accuracy reviews)
- Demonstrated ongoing AI skill development (e.g., prompt/context engineering, agent orchestration) and staying current with emerging AI technologies
Apply for this position
This job is hosted externally. Click below to view the full posting and apply.
Apply on dejobs.org
Prepare application
- Draft this with your agent
- Open in Claude
- Open in ChatGPT
Good distractions
Talks and stories from around this role â technically off-topic, practically not.
Moments
Explore playlistsVideos
See allRelated articles
See all
DC
Daniel Cranney
over 1 year ago
CH
Chris Heilmann
Dev Digest 129 - Now that's what I call private data!
about 2 years ago
CH
Chris Heilmann
Dev Digest 120 - Apple and peers
over 2 years ago
CH
Chris Heilmann
Dev Digest 132 - Binging WADFlix?
about 2 years ago
CH
Chris Heilmann
Dev Digest 121 - AI goes offline
over 2 years ago
CH
Chris Heilmann
Dev Digest 135 - AI is Doomed
almost 2 years ago