DFT Design Engineer, Machine Learning Acceleration

Amazon.com, Inc.
Austin, TX, United States
24 days ago
Apply on dejobs.org
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
5 years minimum
Compensation
$136,000.0 - $184,000.0
Working hours
Regular working hours
Job source

Tech stack

Amazon Web Services Data Centers Software Debugging Perl (Programming Language) Joint Test Action (IEEE Standards) Python (Programming Language) Machine Learning Azure Machine Learning System on a Chip SystemVerilog Tcl (Programming Language) Verilog
+3 more
Application Specific Integrated Circuits Yield Optimization Physical Design

Job description

Custom SoCs (System on Chip) are at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team, you’ll be responsible for designing and optimizing hardware in our data centers, including AWS Inferentia and Trainium systems-our custom-designed machine learning inference and training servers. Our success depends on world-class server infrastructure as we handle massive scale and rapidly integrate emerging technologies. We’re looking for an ASIC DFT Design Engineer to help us trailblaze new technologies and architectures while ensuring high design quality and making the right trade-offs., * Define and develop state-of-the-art Design for Test (DFT) architectures for advanced technology nodes

  • Work closely with block designers and physical design (PD) team to implement highly efficient DFT solutions

  • Perform RTL coding and Verification using Verilog/System Verilog

  • Utilize industry standard DFT tools to create high coverage and cost-effective test patterns to target advanced silicon defects

  • Participate in Silicon debug efforts alongside ATE and System teams

Requirements

  • Bachelor’s degree in Electrical or Communications Engineering or a related field
  • 5+ years of practical DFT experience with complex SoC designs in advanced technology nodes
  • Experience with standard tools and practices in DFT, including ATPG, JTAG, MBIST and trade-offs between test quality and test time
  • Experience with automation script development, * Master’s degree in Electrical or Communications Engineering or a related field
  • Practical experience developing STA constraints for DFT modes and working directly with PD teams to close timing
  • Experience with RTL coding and design verification (DV) flows
  • Experience with gate-level simulation setup and debug with SDF
  • Strong programming and scripting skills in Perl, Python or Tcl
  • Practical experience with silicon debug and yield optimization

Benefits & conditions

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits .

USA, TX, Austin - 136,000.00 - 184,000.00 USD annually

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on dejobs.org
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

51 sec

Repurposing hardware and operating underwater data centers

Chris Heilmann Chris Heilmann +1 · LIVE

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

4:03 min

Managing massive power consumption scaling in AI data centers

Stephan Gillich Stephan Gillich +3 · World Congress 2024

2:48 min

Daily responsibilities and alignment practices for technical engineering leadership

Edoardo Dusi · LIVE

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · World Congress 2021

4:56 min

The energy consumption of internet growth and data centers

Roy Derks · JS Congress

Videos

See all

Related articles

See all