Software Engineer - AI for RTL Design & Formal Verification

Astera Labs
San Jose, CA, United States
8 days ago
Apply on startup.jobs
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
4 years minimum
Compensation
$160,500.0 - $200,000.0
Working hours
Regular working hours
Job source

Tech stack

Computer-Aided Design Artificial Intelligence Continuous Integration Data Structures Formal Verification Hardware Design Machine Learning Performance Tuning Rapid Prototyping Process Software Engineering Static Timing Analysis SystemVerilog
+7 more
Verilog Software Verification Retrieval-Augmented Generation Large Language Models Multi-Agent Systems Information Technology Software Version Control

Requirements

  • Bachelor’s, Master’s degree in Electrical Engineering, Computer Science/Engineering, or equivalent experience.
  • 4-10 years of industry experience in software engineering, with direct exposure to RTL design, static/lint verification, or formal verification methodologies.
  • Proficiency in Python for rapid prototyping, with strong fundamentals in data structures, algorithms, and software engineering practices.
  • Experience with LLMs, including fine-tuning, building multi-agent systems, RAG pipelines, and vector databases.
  • Familiarity with RTL design languages (Verilog/SystemVerilog) and formal/static verification tools (e.g., JasperGold, VC Formal, or similar) is strongly preferred.
  • Strong analytical, communication, and interpersonal skills, with a proven ability to work effectively in a fast-paced, cross-functional startup environment.
  • A proactive, self-directed approach to problem-solving and comfort operating with ambiguity.

Ways to Stand Out

  • Direct experience applying AI/ML techniques to EDA or CAD flow problems.
  • Proficiency in modern software engineering practices, including version control, testing, and CI/CD.
  • Experience with formal property verification, assertion-based verification (SVA), or static timing/lint tools.
  • A track record of learning across disparate domains (AI/ML and hardware design) and combining them into novel engineering solutions.

Benefits & conditions

Salary range is $160,500 to $200,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

About the company

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on startup.jobs
Prepare application

Good distractions

Loading talks and stories from around this role…