SoC Top RTL Integration Engineer
Semidynamics
Barcelona, Spain
8 days ago
- Discuss this with your agent
- Open in Claude
- Open in ChatGPT
Apply on www.indeed.com
Prepare application
- Draft this with your agent
- Open in Claude
- Open in ChatGPT
Role details
Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience required
8 years minimum
Working hours
Regular working hours
Languages
English
Job source
Tech stack
Apple IOS
Computer Engineering
Software Debugging
Python (Programming Language)
System on a Chip
SystemVerilog
Systems Integration
Verilog
Peripherals
Physical Design
Job description
- Integrate multiple subsystems (CPU clusters, memory, accelerators, peripherals and third-party IP) into the SoC top-level RTL.
- Connect subsystems through interconnects and NoCs using protocols such as AXI, APB and CHI.
- Define and integrate the chip’s IOs, including connections to pads.
- Write and maintain SDC timing constraints for the integrated design, working with physical design teams.
- Run, debug and close lint, CDC and RDC checks at SoC top level.
- Integrate the top-level clock, reset and power infrastructure, and contribute to UPF power intent.
- Develop Python and C scripts and tests to automate integration flows and support bring-up.
- Work closely with architecture, verification, DFT and physical design teams to drive the SoC through to tape-out.
Requirements
- Degree in Electrical Engineering, Electronic Engineering, Computer Engineering or a related field.
- 8+ years of experience in digital/SoC design.
- Strong hands-on RTL design experience (SystemVerilog/Verilog).
- Proven experience integrating multiple subsystems on large SoCs.
- Experience connecting subsystems through interconnects and/or NoCs, with solid knowledge of AXI and APB.
- Proven track record on one or more tape-outs.
- Hands-on experience with lint, CDC and RDC checks.
- Experience writing and managing SDC constraints and integrating chip IOs.
- Working knowledge of Python and C for scripting and automation (user level).
- Fluent English, written and spoken.
Nice to have
- Knowledge of clock, reset and power architectures.
- Experience with the CHI coherent interconnect protocol.
- Experience with UPF-based low-power design flows and pad ring integration.
Benefits & conditions
Why Semidynamics
- Work at one of Europe’s most promising deep-tech semiconductor scale-ups
- Accelerated development path, with room to grow into confidential computing, memory isolation and software security
- 4 days per week in the Barcelona office (city center), 1 day working from home
- 1 week of work from anywhere in the world
- Competitive package
- A collaborative, technical, growth-oriented environment that values direct ownership and clear thinking
About the company
Semidynamics is a Barcelona-based semiconductor company, founded in 2016, that designs European processor technology built on the open RISC-V standard. We develop fully customisable 64-bit RISC-V processor IP, including out-of-order and in-order CPU cores and dedicated vector and tensor units, for demanding AI, machine learning and high-performance computing workloads.
Apply for this position
This job is hosted externally. Click below to view the full posting and apply.
Apply on www.indeed.com
Prepare application
- Draft this with your agent
- Open in Claude
- Open in ChatGPT
Good distractions
Loading talks and stories from around this role…