RTL Engineer, Networking ASIC

Hudson
San Jose, CA, United States
3 months ago
Apply on indeed.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
8 years minimum
Compensation
$150,000.0 - $180,000.0
Working hours
Regular working hours
Job source

Tech stack

Artificial Intelligence Microarchitecture Ethernet Firmware Network Troubleshooting Network Protocols Performance Tuning SystemVerilog Verilog Application Specific Integrated Circuits Software Troubleshooting

Job description

We are seeking experienced RTL designers to help define and implement our industry-leading Networking ASIC’s. If you’re a highly motivated self-starter eager to solve real-world problems, this is a unique opportunity to shape the future of AI Networking. As part of the Design Group, you will be responsible for defining, specifying, architecting, executing, and productizing cutting-edge Networking chips., * Packet buffering, queuing, and scheduling: Work on micro architecture and design implementation of high-speed networking ASIC’s, focusing on latency optimization and quality of service (QoS) support. Prior experience with on-chip memory subsystem and scheduling/arbitration design.

  • Implementation and Testing: Implement designs on ASIC platforms, ensuring compliance with industry standards and performance benchmarks. Work with the verification team to conduct thorough testing and validation to ensure functionality and reliability.
  • Performance Optimization: Analyze and optimize pipelining architectures to improve performance metrics.
  • Protocol Support: Provide support for various networking protocols such as Ethernet and IP protocols, and high-speed interconnects such as UCIe.
  • Troubleshooting and Debugging: Investigate and resolve complex issues related to packet queuing, working closely with cross-functional teams, including system architects, hardware engineers, and firmware developers.

Requirements

Do you have experience in Verilog?, ME/BE with a minimum of 8-15 years of experience.

Hands-on knowledge of System Verilog and Verilog is mandatory.

Solid understanding of ASIC design methodologies, including simulation, verification, synthesis, and timing adjustments.

Proven expertise in designing and optimizing scheduling and QoS mechanisms.

Experience with Ethernet and IP protocols.

Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex networking issues.

Excellent verbal and written communication skills, with the ability to collaborate effectively in a team environment and present technical information to diverse audiences

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on indeed.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

4:52 min

Connecting namespaces with local virtual ethernet pairs

Oliver Seitz Oliver Seitz · World Congress 2025

2:19 min

Orchestrating over-the-air firmware updates for vehicle modules

Denis Grahovac · World Congress 2021

2:22 min

Leveraging unique cultural backgrounds in engineering design

Ixchel Ruiz · LIVE

2:12 min

Implementing automotive ethernet and connected remote vehicle telemetry applications

David Romić · World Congress 2023

2:51 min

Designing hardware infrastructure and networking for distributed compute

Anshul Jindal Anshul Jindal +1 · World Congress 2025

2:20 min

Utilizing custom firmware for variable torque manipulation

Daniel Meilak Daniel Meilak +1 · World Congress 2026 Europe

Videos

See all

Related articles

See all