Digital Flow Enablement Solutions Architect

Cadence Design Systems, Inc.
Cary, NC, United States
about 2 months ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Compensation
$157,500.0 - $292,500.0
Working hours
Regular working hours
Job source

Tech stack

Unix Computer Programming Software Debugging Logic Synthesis of Circuits Electronic Design Automation Perl (Programming Language) Shell Script Static Timing Analysis Tcl (Programming Language) Verilog Application Specific Integrated Circuits Epic ECSM

Job description

  • Leading customer engagements on standard cell library optimization and RTL->GDS enablement, including techLEF creation and updates, mapping files, and general flow development.

  • Interfacing with customers regarding digital flow enablement and methodologies, including:

  • timing characterization, including sensitivity modeling,

  • Physical view generation (LEF, GDS, abstracts, etc)

  • Logical view generation (LIB, CDL, Spectre, etc)

  • Technology LEF creation for digital tools

  • MSOA flows

  • Performing design of experiments and running Genus/Innovus to validate techLEF correctness and library performance and DRC correctness

  • Tempus timing flow development and validation

  • Working closely with R&D on tools and methodology improvements

  • Other digital P&R tasks as needed by the group

  • Processes nodes range from 1.4nm to 350nm, with majority of work at GAA advanced nodes

Requirements

  • Bachelor’s degree with at least 12-16 years of design/EDA experience or Master’s degree with at least 10 years of experience. Master’s degree preferred.

  • Knowledge of standard cell and IO design, optimization and characterization methodology including LLE/LDE effects

  • Excellent digital simulation and debug skills

  • Experience with techLEF development at advanced nodes a must

  • Understanding of Liberty (.lib), Verilog & other views, such as NLDM, CCS & ECSM

  • Strong knowledge of Digital Design flows and Static Timing Analysis

  • Prior experience with ASIC digital implementation flows and EDA tools is required

  • Experience with advanced nodes (5nm and below) required.

  • Good programming knowledge in Unix, Shell scripting, perl and importantly TCL

  • Strong customer-facing communication and problem solving skills

  • Strong personal drive for continuous learning and expanding professional skill sets

  • Excellent verbal and written communication skills

Familiar with EDA tool:

  • Characterization: Liberate, Liberate MX, Liberate AMS

  • Simulators: Spectre, AMS, Xcelium

Benefits & conditions

The annual salary range for California is $157,500 to $292,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

About the company

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology., E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on juju.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:03 min

Microsoft integrating native Unix coreutils into Windows environments

Chris Heilmann +2 · LIVE

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

2:04 min

Defining timestamps and the international standard format

Denny Biasiolli Denny Biasiolli · Europe 2026 Virtual

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · WWC 2021

2:00 min

Pivoting to digital engineering and code reuse

Ulrich Irnich Ulrich Irnich · WWC 2023

1:41 min

Reverting destructive Unix commands with the Undo utility

Chris Heilmann +2 · LIVE

Videos

See all

Related articles

See all