DSP ASIC Architect - Optical Communication

Ciena
Brunswick, Germany
4 days ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Working hours
Regular working hours
Languages
English
Experience level
Senior

Job location

Brunswick, Germany

Tech stack

Analog-To-Digital Converters
Algorithm Design
C++
Computer Engineering
Firmware
Field-Programmable Gate Array (FPGA)
Python
Matlab
Signal Processing
Systems Architecture
System on a Chip
Systems Integration
VHDL
Application Specific Integrated Circuits
Modeling and Simulation

Job description

  • Define advanced architectures for high-performance DSP application-specific integrated circuits (ASICs), optimizing for data rate, power efficiency, and scalability
  • Develop and evaluate algorithms for equalization, error correction, clock recovery, and high-fidelity signal processing
  • Lead system-level modeling and simulation using platforms such as MATLAB, Python, and C/C++ to validate algorithmic and architectural approaches
  • Collaborate closely with hardware, firmware, photonics, and radio-frequency engineering teams to ensure cohesive end-to-end system integration
  • Partner with ASIC and field-programmable gate array (FPGA) designers to translate DSP concepts into efficient implementation
  • Establish performance metrics, modeling methodologies, and validation strategies for next-generation coherent modem technologies
  • Engage with customers and industry partners to align architectural innovation with market needs and future technology directions

Requirements

  • Ph.D. in Electrical Engineering, Computer Engineering, or a related discipline
  • Minimum 5+ years of experience in DSP algorithm development, system architecture, or ASIC design in industry or academia
  • Expertise in digital signal processing, communication theory, and error correction methods
  • Proficiency in MATLAB, Python, and C/C++ for algorithm development and simulation
  • Experience contributing to large-scale chip development projects, including system-on-chip or FPGA prototyping
  • Collaboration experience within global, multidisciplinary engineering teams
  • Knowledge of design flows involving hardware description languages such as VHDL

Nice to haves:

  • Experience designing or modeling photonic integrated circuits in combination with DSP
  • Background in high-speed data converter interfaces (e.g., analog-to-digital converters or digital-to-analog converters)
  • Understanding of high-speed serializer/deserializer (SerDes) integration principles
  • Familiarity with system co-optimization across DSP, optics, and firmware
  • Experience working with industry standards bodies or product-level interoperability requirements
  • Contributions to research publications, patents, or industry forums
  • Experience with large-scale or real-time signal processing hardware deployments

About the company

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We're a technology company that leads with our humanity-driving our business priorities alongside meaningful social, community, and societal impact. Ciena is the global leader in high-speed connectivity. We design and deliver the technologies that power today's most advanced networks, helping people, communities, and businesses thrive in an increasingly connected, AI-driven world. As part of this mission, this role shapes the next generation of coherent optical innovation that fuels our industry-leading WaveLogic product family. Joining our architecture and advanced development team means contributing to breakthroughs in coherent modem technology for 800G, 1.6T, and future multi-terabit optical systems. This position offers the opportunity to redefine performance limits, collaborate with top global experts, and turn advanced digital signal processing (DSP) research into real-world impact. How you will make an impact

Apply for this position