ASIC Digital Design, Sr Staff Engineer

• Creating and debugging test benches and test cases.
• Running RTL and gate-level simulations.
• Supporting application engineers and customers on HBM/DDR PHY topics.
• Contributing to technical documentation.
• Driving product improvements based on customer feedback.

The Impact You Will Have:

• Accelerate deployment of HBM and DDR PHY IP solutions.
• Enhance product reliability and customer satisfaction.
• Support innovation through expert guidance.
• Improve Synopsys’ products with your insights.
• Build lasting customer relationships.

You are an experienced ASIC digital designer or verifier who thrives on solving complex technical challenges. You have strong Verilog and scripting skills, understand front-end flows, and enjoy collaborating with diverse teams. Your curiosity and adaptability help you grow and deliver outstanding support to customers and colleagues., The ideal candidate will specialize in one of the following, experience in multiple areas would be a bonus:

• ASIC RTL design and verification experience.
• Verilog, PERL, TCL, Python skills.
• Static timing analysis and synthesis knowledge.
• Simulation and debugging abilities.
• HBM/DDR protocol experience is an asset., * Analytical, collaborative, adaptable.
• Strong communicator and problem solver.
• Customer-focused and proactive.

4.14.1 out of 5 stars Boxborough, MA $138,000 - $208,000 a year

At Synopsys, we drive innovations that shape the way we live and connect. Our technology powers chip design, verification, and IP integration-enabling high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.