Design Verification Engineer-System Verilog/UVM
- Discuss this with your agent
- Open in Claude
- Open in ChatGPT
Role details
Tech stack
+3 more
Job description
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, youâll discover the real differentiator is our culture. We push the limits of innovation to solve the worldâs most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
As a member of the Front-End Verification team, you will play a critical role in validating the functional correctness of next-generation AMD/Xilinx programmable devices. Working across a multi-site, global engineering organization, you will drive high-quality verification execution from feature definition through silicon readiness.
THE PERSON:
You are passionate about digital design and advanced verification methodologies. You thrive in collaborative, cross-functional environments and communicate effectively across sites and time zones. With strong analytical and problem-solving skills, you take ownership of complex technical challenges and are motivated to continuously learn and improve.
KEY RESPONSIBILITIES:
- Collaborate with architects, hardware and firmware engineers to understand the new features to be verified
- Take ownership of block level verification tasks
- Define test plans, test benches, and tests using System Verilog and UVM
- Debug RTL and Gate simulations and work with HW and SW development teams to verify fixes
- Review functional and code coverage metrics to meet the coverage requirements
- Develop and improve existing verification flows and environments
PREFERRED EXPERIENCE:
- Strong understanding of computer architecture and logic design
- Knowledge of Verilog, system Verilog and UVM is a must
- Strong understanding of state of the art verification techniques, including assertion and constraint-random metric-driven verification
- Working knowledge of C/C++ and Assembly programming languages
- Exposure to scripting (python preferred) for post-processing and automation
- Experience with gate level simulation, power and reset verification
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in computer engineering/Electrical Engineering or a related field
LOCATION: San Jose, CA
LI-RL1
LI-HYBRID
This role is not eligible for visa sponsorship.
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicantsâ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMDâs âResponsible AI Policyâ is available here.
This posting is for an existing vacancy.
Requirements
You are passionate about digital design and advanced verification methodologies. You thrive in collaborative, cross-functional environments and communicate effectively across sites and time zones. With strong analytical and problem-solving skills, you take ownership of complex technical challenges and are motivated to continuously learn and improve., * Strong understanding of computer architecture and logic design
- Knowledge of Verilog, system Verilog and UVM is a must
- Strong understanding of state of the art verification techniques, including assertion and constraint-random metric-driven verification
- Working knowledge of C/C++ and Assembly programming languages
- Exposure to scripting (python preferred) for post-processing and automation
- Experience with gate level simulation, power and reset verification
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in computer engineering/Electrical Engineering or a related field
About the company
At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, youâll discover the real differentiator is our culture. We push the limits of innovation to solve the worldâs most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
Apply for this position
This job is hosted externally. Click below to view the full posting and apply.
Apply on www.careerarc.comGood distractions
Talks and stories from around this role â technically off-topic, practically not.
Moments
Explore playlistsVideos
See allRelated articles
See all
Why Attend a Developer Event in 2026?
Highest Paying Tech Companies for Developers
Dev Digest 121 - AI goes offline
How to Become an AI Engineer