CPU Performance Architect

Intel Corporation
Folsom, CA, United States
10 days ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
6 years minimum
Compensation
$190,610.0
Working hours
Regular working hours

Tech stack

C++ (Programming Language) Software Debugging Microprocessors Interoperability Object-Oriented Software Development Performance Tuning Reduced Instruction Set Computing Subsystems Scripting Standard Template Library (STL) Decoding

Job description

  • Develops and drives end-to-end CPU microarchitecture specifications for highly optimized, modular, and scalable CPU based on hardware features, requirements, and interoperability of hardware and software throughout the product life cycle.
  • Evaluates feasibility tradeoffs, explores, and defines new approaches and novel microarchitectures for CPU.
  • Models CPU performance and power characteristics and analyzes the bottlenecks of current performance features on workloads that reflect CPU future usage.
  • Collaborates with architects, design, verification, and validation engineers during the execution of the project.
  • Delivers definition of new microarchitecture and finds mitigations for issues that arise during feature implementation to improve the overall design of CPU and overcome bottlenecks and constraints.
  • Participates in the debug and fixing of performance miscorrelation between RTL and\or silicon results against the performance model., This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
  • ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Requirements

  • Candidate must have experience in designing high performance CPUs and should be an expert in at-least one or multiple domains across the CPU (Branch Prediction, Fetch/Decode, Rename/Allocation, Reservation Stations/Execution, Memory Subsystem or Prefetchers and its interactions with Uncore).
  • Experience in debugging microarchitecture and simulation issues.
  • Strong background in microarchitecture/RTL/logic development.
  • Proven ability to resolve complex problems, applying analytical and technical skills effectively., * The candidate must have a Master’s Degree with at 10+ years of experience or a PhD (with dissertation within a general CPU performance domain) with 6+ years of experience working within a high performance, high frequency ARM or x86 CPU performance team.
  • Candidate must have at 8+ years of continuous work within cycle accurate C++ CPU performance simulators

Preferred Qualifications

  • Background in CPU microarchitecture and experience modeling features in a cycle accurate performance simulator.
  • Experience in microarchitecture exploration and identifying new features which provide IPC across the CPU.
  • Experience with CPU performance related activities from inception to real silicon (pathfinding, definition, correlation with RTL and Post-Si performance debug and tuning)
  • Experience with performance scenarios/use cases and KPI/workloads
  • Advanced skills with Object Oriented Programming (C++/STL) and scripting languages
  • Ability to write assembly and craft tests to evaluate and debug microarchitectural features
  • Ability to read/debug performance issues in RTL, ARM (Advanced RISC Machine), Analysis Skills, Architectural Design, C++ Programming Language, C++ Standard Template Library (STL), CPU (Central Processing Unit), Computer Architecture, Cross-Functional, Debugging Skills, Design Verification, Feasibility Analysis, Intel Product Family, Interoperability Requirements, Leadership, Low Power, Market Segmentation, Memory Subsystem, Object Oriented Programming (OOP), Performance Metrics, Performance Modeling, Performance Tuning/Optimization, Problem Solving Skills, Product Lifecycle, Product Positioning, Scripting (Scripting Languages), Simulation, Testing, Trade-Off Analysis, Use Cases, Validation Testing, Verification Engineering, Writing Skills, x86 Processors

Benefits & conditions

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $190,610.00-361,480.00 USD

About the company

As a CPU Performance Architect, you will play a pivotal role in shaping the future of Intel’s cutting-edge CPU designs, driving innovation across high-performance computing and extreme low-power products. This position offers the unique opportunity to be at the forefront of technological advancements, defining and delivering architecture specifications that directly impact Intel’s success and industry leadership. Your contributions will influence the performance, scalability, and efficiency of CPUs that serve diverse market segments, from enterprise solutions to edge computing devices.

Through collaboration with cross-functional teams, you will invent novel microarchitectural approaches, overcome bottlenecks, and refine designs to meet stringent constraints and evolving demands. Your work will enable Intel to consistently push boundaries and deliver CPUs that meet and exceed customer expectations., Join Intel and become part of a team dedicated to transforming computing architecture for a smarter, faster, and more connected world., Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.careerbuilder.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:23 min

Evaluating video encoding formats for faster decoding

Magne Johansen Magne Johansen · Europe 2026 Virtual

1:04 min

Introduction to Bitcoin script parsing tools

Steve Shadders · LIVE

2:05 min

Finding product boundaries using lack of cohesion metric grouping

Pratishtha Pandey Pratishtha Pandey · WWC 2024

1:51 min

ARM CPU architecture and general purpose registers

Sebastian Theophil Sebastian Theophil · WWC 2024

1:44 min

Implementing constrained decoding and supported tool calling mechanisms

André Behrens André Behrens · WWC Europe 2026

2:21 min

Transitioning to accelerated computing for application developers

Ankit Patel Ankit Patel · WWC 2024

Videos

See all

Related articles

See all