RTL Design & Integration Engineer

Advanced Micro Devices, Inc.
San Jose, CA, United States
2 days ago
Apply on diversityjobs.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Compensation
$166,400.0
Working hours
Regular working hours

Tech stack

Artificial Intelligence Bash Shell Software Quality Computer Engineering Software Debugging Electronic Design Automation Perl (Programming Language) Field-Programmable Gate Array (FPGA) Python (Programming Language) Oracle Virtual Machine Cadence Virtuoso SystemVerilog
+6 more
Tcl (Programming Language) Verilog Scripting Data Analytics Vlsi Design Physical Design

Job description

As a key member of AMD’s FPGA Product development team, you will have various responsibilities in the technical execution of Adaptive & Embedded Computing Group (AECG) device programs from conception & planning to productization. You will leverage modern RTL design methodologies, advanced EDA tools, and AI-driven automation in supporting PPA, cost and schedule optimized Silicon implementation and first-time-right SW solution., * Collaborate with architects, hardware engineers, and SW-FW engineers to understand the product requirements and IP features.

  • Build early-stage RTL designs based on product and architecture intent driving Silicon and Solution co-development.

  • Build and enhance AI-driven infrastructure to accelerate IP integration and improve development timelines.
  • Apply data-driven methodologies to align engineering teams across next-generation products and technology nodes.
  • Support functional simulation and software quality checks, ensuring robust verification coverage.
  • Partner with global teams to achieve seamless integration and delivery., AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

Requirements

  • Expertise in RTL design (Verilog/SystemVerilog), including digital/analog block implementation.
  • Understanding of VLSI design flow, from RTL through Physical Design and GDSII.
  • Familiarity with Physical Implementation processes: floorplanning, synthesis, P&R, STA.
  • Experience with EDA tools (Synopsys Design Compiler, Primetime, VCS; Cadence Virtuoso).
  • Knowledge of UVM/OVM verification, simulation environments, and debugging.
  • Understanding of FPGA architecture and usage models is a plus.
  • Proficiency in scripting (Perl, Tcl, Python, Shell) for design automation.
  • Excellent communication skills and ability to thrive in a fast-paced, global environment., * Bachelor’s or Master’s in Computer Engineering or Electrical Engineering.

Benefits & conditions

$166,400.00/Yr.-$249,600.00/Yr.

About the company

At AMD, we believetechnology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.

Whetheryou’redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger- technologythat moves the world forward.Join us and, together, we’ll advance your career.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on diversityjobs.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

1:04 min

Introduction to Bitcoin script parsing tools

Steve Shadders ¡ LIVE

3:52 min

Avoiding remote code execution from unsanitized inputs

Alexander Pirker ¡ World Congress 2022

1:39 min

Speaker introduction and software engineering background

Daniel Raniz Raneland ¡ LIVE

1:53 min

Evaluating traditional scripting languages for modern development tasks

Jens Knipper Jens Knipper ¡ Europe 2026 Virtual

1:53 min

Entering software development through retro computing platforms

Alex Soto Alex Soto ¡ LIVE

54 sec

Interpreting complex terminal commands safely using external explanation utilities

Dan Cranney +2 ¡ LIVE

Videos

See all

Related articles

See all