Senior Digital Design Engineer

NVIDIA Corporation
Santa Clara, CA, United States
2 days ago
Apply on nvidia.wd5.myworkdayjobs.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
5 years minimum
Compensation
$136,000.0 - $218,500.0
Working hours
Regular working hours

Tech stack

Computer Engineering Microarchitecture Logic Synthesis of Circuits Ethernet Formal Verification PCI Express Application Specific Integrated Circuits

Job description

  • As a key member of the NVLink Fusion design team, you will analyze the architectural requirements, perform the trade-off analysis for implementation, and deliver high performance, area and power efficient RTL Blocks.
  • Craft micro-architecture specification, implement in high-quality RTL, and deliver a fully verified, synthesis and timing clean block.
  • Collaborate with chip architects, verification engineers, formal verification engineers, and SoC integration engineers in order to meet the goals of the block in a timely manner
  • Identify potential IP solutions for specific use cases and assist in selecting, customizing and integrating the right IP solutions.

Requirements

  • Bachelors or Master’s Degree, or equivalent experience in Electrical Engineering or Computer Engineering
  • 5+ years of relevant work experience.
  • Experience working with high-speed connectivity protocols such as NVLink, PCI-Express, Ethernet, UCIE etc.
  • Proven track record of delivering high bandwidth datapath blocks such as data movers, protocol adaptors, network-on-chip, arbiters and schedulers etc.
  • Deep understanding of ASIC design flows and methodology
  • Strong analytical and interpersonal skills, excellent teammate

Benefits & conditions

With highly competitive salaries and a comprehensive benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us, and, due to outstanding growth, our special engineering teams are growing fast. If you’re a creative and autonomous professional with a genuine passion for technology, we want to hear from you!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

About the company

We are looking for a Senior Digital Design Engineer to join our Semi-Custom Silicon products group. In this role, you will join a group of hard working engineers crafting and implementing NVLink Fusion based AI infrastructure System-on-Chips. You will get a chance to create real impact in a dynamic, industry leading, technology-focused company, while working on NVLink Fusion technology. NVLink Fusion is the enabler for the next generation of standardized rack-scale AI connectivity.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on nvidia.wd5.myworkdayjobs.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

4:52 min

Connecting namespaces with local virtual ethernet pairs

Oliver Seitz Oliver Seitz · World Congress 2025

1:53 min

Hardware design of native processing unit integrations

Christoph Lohrmann Christoph Lohrmann +1 · World Congress 2026 Europe

11:35 min

Planning the software architecture and communication technology stack

Hans-Jürgen Eidler · LIVE

2:12 min

Implementing automotive ethernet and connected remote vehicle telemetry applications

David Romić · World Congress 2023

2:51 min

Designing hardware infrastructure and networking for distributed compute

Anshul Jindal Anshul Jindal +1 · World Congress 2025

2:58 min

Audience questions on securing legacy buses and architecture isolation

Henning Harbs · World Congress 2023

Videos

See all

Related articles

See all