Sr. Staff Engineer, AMS Design

Ayar Labs
San Jose, CA, United States
3 months ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
6 years minimum
Compensation
$180,000.0 - $223,000.0
Working hours
Regular working hours
Job source

Tech stack

Computer Programming Software Debugging Logic Synthesis of Circuits Python (Programming Language) Digital Access Carrier System Rf Circuits

Job description

As an Analog and Mixed Signal Design Engineer, you will design various blocks such as oscillators, high speed transmitters/receivers, biasing circuits, linear regulators, ADCs/DACs, and others. You will work as a part of a small IC design team in a dynamic startup environment. The ideal candidate is a hands-on self-starter who is able to develop design specifications based on input from colleagues, customers, and industry and who can effectively manage his or her own time to take projects to completion with limited supervision and guidance., * Architect and design high speed signal path for high bandwidth optical links

  • Work closely with optical and digital design teams to architect mixed-signal control loops
  • Design analog/mixed signal circuits such as oscillators, high speed transmitters/receivers, amplifiers, biasing circuits, linear regulators, ADCs/DACs, and others
  • Define, run, and automate sign-off verification simulations
  • Create design review and testing documentation
  • Perform post-silicon bring-up of circuits in lab

Requirements

Do you have experience in Integrated circuits (ICs)?, Do you have a Master’s degree in electrical engineering?, * M.S. in Electrical Engineering

  • 6+ years of work experience in analog/mixed signal design
  • Experience designing high speed analog blocks such as PLLs, clock distribution and multi-phase generation, high swing transmit drivers, high speed receive analog front ends.
  • Proficient with Cadence design environment and mixed-signal simulation (ADE, Layout, Spectre)
  • Have experience designing in FinFet CMOS (7nm or below) at data rates of at least 50Gb/s and/or RF circuits operating at 25GHz or above, * Ph.D.
  • Demonstrated experience in deploying SerDes into a high-volume product
  • A good understanding of high-speed design/layout considerations, such as parasitics, crosstalk isolation, supply and bias distribution, etc.
  • Able to develop adaptation/calibration algorithms for precision design
  • Experience with silicon bring-up, debug, and evaluation
  • Programming experience in Python and SKILL.

About the company

Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light instead of electricity to move data faster, further, and with a fraction of the energy needed to fuel the explosive growth of AI models. Backed by industry giants like NVIDIA, AMD and Intel and manufactured in partnership with the world’s leading semiconductor ecosystem, Ayar Labs’ co-packaged optics solution is key to unleashing next-generation AI scale-up architectures.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on indeed.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

1:39 min

Speaker introduction and software engineering background

Daniel Raniz Raneland · LIVE

3:31 min

Revolutionizing computer programming through natural language code generation

Demetris Cheatham Demetris Cheatham +1 · WWC 2024

2:08 min

The vending machine trap in software debugging

Jen Callou Jen Callou · Europe 2026 Virtual

1:41 min

Overcoming initial struggles in learning to program

Annelore Egger Annelore Egger · WWC 2025

55 sec

Massive artificial intelligence lawsuits and software debugging tool patterns

Chris Heilmann +2 · LIVE

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

Videos

See all

Related articles

See all