Lead ASIC DFT Staff Engineer

The Aes Group, Inc
Allen, TX, United States
20 days ago
Apply on www.careerjet.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
8 years minimum
Compensation
$107,480.0 - $143,307.0
Working hours
Regular working hours

Tech stack

Code Coverage Software Debugging Electronic Design Automation Perl (Programming Language) Joint Test Action (IEEE Standards) Python (Programming Language) Tcl (Programming Language) Scripting Application Specific Integrated Circuits Physical Design

Job description

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues. The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield., * Lead DFT architecture, implementation, verification & sign-off

  • Drive scan architecture, scan insertion, scan stitching & compression
  • Own ATPG, MBIST/LBIST, DRC, coverage & diagnosis
  • Work with JTAG, Boundary Scan, iJTAG & SSN
  • Develop and validate DFT SDC and timing constraints
  • Lead silicon bring-up, post-silicon debug & root-cause analysis
  • Collaborate with RTL, Verification, Physical Design, STA & Silicon teams
  • Develop DFT automation using Tcl, Perl or Python
  • Mentor DFT engineers and drive best practices

Requirements

  • 8+ years of hands-on ASIC DFT experience
  • Strong expertise in Scan, ATPG, MBIST/LBIST & DFT debug
  • Experience with Synopsys, Cadence and/or Siemens/Mentor EDA tools
  • Hands-on experience with scan insertion, ATPG, DRC & coverage analysis
  • Experience with MBIST implementation/verification; SMS preferred
  • Strong post-silicon debug and silicon bring-up experience
  • Experience with large, complex ASIC/SoC designs and hierarchical DFT flows
  • Strong understanding of RTL, synthesis, LEC and physical design
  • Scripting experience with Tcl, Perl or Python

About the company

The AES Group is a premier technology and engineering consulting company that has been bringing businesses and talent together for over 20 years to deliver innovative solutions that have the greatest positive impact on society. AES has helped over 40 business enterprises, including Fortune 500 companies, engage their customers, empower their employees, and transform their business operations with the power of cloud, data, AI, engineering, and other emerging technologies.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.careerjet.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

1:04 min

Introduction to Bitcoin script parsing tools

Steve Shadders · LIVE

5:32 min

Avoiding the trap of testing private code for coverage

Golo Roden · World Congress 2021

4:59 min

Recognizing the difference between built functionality and useful solutions

Aminata Sidibe Aminata Sidibe · Europe 2026 Virtual

2:48 min

Daily responsibilities and alignment practices for technical engineering leadership

Edoardo Dusi · LIVE

1:53 min

Evaluating traditional scripting languages for modern development tasks

Jens Knipper Jens Knipper · Europe 2026 Virtual

Videos

See all

Related articles

See all