Sr Solutions Engineer-FPGA/PCIe

Advanced Micro Devices, Inc.
San Jose, CA, United States
12 days ago
Apply on diversityjobs.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Compensation
$200,000.0
Working hours
Regular working hours

Tech stack

Artificial Intelligence Computer Engineering Software Debugging Logic Synthesis of Circuits Embedded Software Emulators Ethernet Firmware Field-Programmable Gate Array (FPGA) Make (Software) Python (Programming Language) PCI Express
+9 more
Shell Script SystemVerilog Systems Integration Tcl (Programming Language) Verilog Vivado Application Specific Integrated Circuits Hardware Acceleration Hardware Debugging

Job description

Join our team to architect and develop cutting-edge hardware/software co-design solutions for ASIC/FPGA-based acceleration across a wide range of applications-such as networking, storage, automotive, aerospace, and emerging AI/ML workloads. You will design high-performance hardware acceleration engines and embedded software that orchestrates them, enabling next-generation compute platforms., * Participate in technical role in all phases of the product development cycle from new product exploration, architecture through implementation, prototyping, validation, productization and support including but not limited to architecture, design, and documentation for Ips

  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to bedeveloped
  • RTL Development: Design, verify, and validate high-performance logic using System Verilog/Verilog. You will focus on the data and control path, implementing deigns for PCIe (Gen 6/7), CXL, UAL, Ethernet, and DDR5/6.
  • System Level Integration:Utilize thestandard ASIC flows , AMD (Xilinx) Vivado ecosystems to integrate custom IP with other subsystems
  • Pre-Si Verification:Perform pre-silicon verification and emulation to ensure functional correctness and performance
  • Post-Si Validation: Lead the “Bring-up” process in the lab. Perform post-silicon validation, debugging complex interactions between the embedded software and hardware fabric, AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

Requirements

You are passionate about modern processor architecture, digital design, and system-levelvalidation. You thrive in collaborative environments, communicate effectively across global teams, and bring strong analytical and problem-solving skills. You are eager to learn and tackle complex technical challenges., * Hands-on experience with ASIC/FPGAs

  • RTL Expertise: Expert inSystemVerilog/Verilog, synchronous design, and timing closure for high-speed logic
  • Protocols: Knowledge of PCIe, AXI, DDR, and Ethernet. Familiarity with CXL or UAL is highly desirable
  • Verification: Familiarity with UVM-based verification frameworks and emulation platforms (Palladium, Protium, Zebu)
  • Validation: Experience in hardware debugging
  • Tools:Proficiencyin Python,Tcl,Makefiles, and Shell scripting for automation

ACADEMIC CREDENTIALS:

  • Bachelors orMastersdegree in computer engineering/Electrical Engineering

Benefits & conditions

$200,000.00/Yr.-$300,000.00/Yr.

About the company

At AMD, we believetechnology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.

Whetheryou’redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger- technologythat moves the world forward.Join us and, together, we’ll advance your career.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on diversityjobs.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

4:52 min

Connecting namespaces with local virtual ethernet pairs

Oliver Seitz Oliver Seitz · World Congress 2025

1:53 min

Hardware design of native processing unit integrations

Christoph Lohrmann Christoph Lohrmann +1 · World Congress 2026 Europe

5:59 min

Compiling routing logic into certified safety microcontrollers

Ulrich Wurstbauer +1 · LIVE

2:12 min

Implementing automotive ethernet and connected remote vehicle telemetry applications

David Romić · World Congress 2023

59 sec

State of the art in software verification

Onur Kasimlar Onur Kasimlar · World Congress 2025

2:58 min

Audience questions on securing legacy buses and architecture isolation

Henning Harbs · World Congress 2023

Videos

See all

Related articles

See all