Embedded Firmware & System Software Engineer - Platform Controller and SoC Stack

Moore's Law
San Jose, CA, United States
17 days ago
Apply on startup.jobs
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
8 years minimum
Working hours
Regular working hours
Job source

Tech stack

Application Programming Interfaces (APIs) Artificial Intelligence ARM Architecture Booting (BIOS) Computer Engineering Data Migration Software Debugging Device Drivers Firmware PCI Express Microsoft PowerPoint Real-Time Operating Systems
+6 more
System Software Virtual Memory AI Infrastructure Network Switches Peripherals Information Technology

Job description

There are no layers, no approval chains, no corporate theater.

  • If you have an idea, we test it. If it works, we ship it.
  • No endless meetings, no PowerPoint presentations to convince middle management., We are building the software stack that runs on next-generation silicon. Based on Zephyr-platform management controller responsible for secure boot, system software on the application processor - bootloader, kernel drivers, PCIe subsystem, and IOMMU configuration - that turns raw silicon into a platform an operating system can run on.

What you’ll do

Firmware and platform control

  • Design, implement, and maintain Zephyr RTOS firmware for a platform management controllers, including device drivers, subsystem integration, and application-level services.

  • Write and upstream-quality-review drivers against Zephyr’s driver model - devicetree bindings, Kconfig, init levels and priorities, struct device APIs.

System software and high-speed interconnect

  • Bring up and debug PCIe links on first silicon - LTSSM progression, link training failures, lane reversal and polarity, equalization, speed and width negotiation.

  • Implement and maintain PCIe host controller and endpoint drivers: enumeration, configuration space, BAR allocation, MSI/MSI-X interrupt routing, AER and error handling, ASPM and link power states.

Requirements

If you’re reading this, you’re probably comfortable. You have a good job at a stable company with all the benefits., * 8-10 years of professional embedded firmware and/or system software development in C, with meaningful exposure to modern C++ or Rust.

  • Deep, hands-on RTOS experience on 32-bit microcontrollers (Arm Cortex-M or RISCV) scheduling, priority assignment, ISR design, synchronization primitives, and the failure modes each one produces.

  • Proven driver development experience against a formal driver model, including bus drivers and interrupt-driven peripherals.

  • System software fundamentals: virtual memory and address translation, DMA and cache coherency, the kernel/users pace boundary, and how a platform gets from reset vector to a running OS.

  • Working knowledge of PCIe architecture - enumeration, configuration space, BARs, MSI/MSI-X, and the transaction model - sufficient to debug why a device is not appearing or not moving data.

  • Understanding of what an IOMMU is for and what it costs: translation, isolation, and the DMA failure modes that appear when it is misconfigured.

  • Demonstrated ability to read a hardware specification or register map and translate it into correct, testable software without handholding.

  • Applied AI/ML knowledge - Strong AI based coding.

  • BS or MS in Electrical Engineering, Computer Engineering, Computer Science, or equivalent practical experience., Strong candidates will have direct experience with several or some of the following.
  • PCIe and interconnect
  • IOMMU and virtualization
  • System software
  • RTOS and platform
  • Peripherals and subsystems

Benefits & conditions

The AI infrastructure market is exploding. Every hyperscaler, every cloud provider, every AI company is building custom silicon. But they all face the same problem: how do you connect hundreds of chips, deliver clean power at scale, and move terabits of data without melting the package?

That’s what we solve. TYLsemi builds the chiplet infrastructure IP - the IO, power delivery, and interconnect building blocks - that makes AI/HPC systems actually work at scale., * The market is real. AI infrastructure spending is $200B+ annually and growing 40% YoY. Every hyperscaler needs what we’re building.

  • The team has done this before. We’ve built and exited semiconductor companies at scale. This isn’t our first rodeo.
  • The traction is de-risked. We have LOIs, strategic investors, and a clear path to revenue.
  • The work is consequential. You’re not optimizing someone’s ad click-through rate. You’re building the silicon infrastructure that powers AI.

This is the bet. Join us and build something that matters.

Or stay comfortable. No judgment.

But if you’re the kind of person who wants to take the shot, we’d love to talk., Compensation

The compensation range shown below represents total target cash compensation and includes both base salary and target bonus. Actual compensation will vary based on factors such as experience, skills, qualifications, job level, and work location.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on startup.jobs
Prepare application

Good distractions

Loading talks and stories from around this role…