Embedded SERDES Firmware/Diagnostics Engineer

Moore's Law
San Jose, CA, United States
10 days ago
Apply on startup.jobs
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
8 years minimum
Working hours
Regular working hours
Job source

Tech stack

Board Bringup Artificial Intelligence Automation of Tests Booting (BIOS) Continuous Integration Software Debugging DevOps Embedded Software Ethernet Firmware Github Hardware-In-The-Loop Simulation
+14 more
Python (Programming Language) Lookup Table PCI Express Microsoft PowerPoint Reduced Instruction Set Computing Systems Integration AI Infrastructure Data Processing Application Specific Integrated Circuits Doxygen Delivery Pipeline Peripherals U-Boot Code Restructuring

Job description

There are no layers, no approval chains, no corporate theater.

  • If you have an idea, we test it. If it works, we ship it.
  • No endless meetings, no PowerPoint presentations to convince middle management., We’re hiring a senior firmware engineer to architect, develop, and bring up embedded firmware for Ethernet SerDes, retimers, and diagnostics. The role covers SerDes, calibration, manufacturing, and test firmware. You’ll work closely with ASIC, module, manufacturing, test, and reliability teams. You’ll define ARM and RISC-V control architectures, write digital requirements for custom control ASICs, build a solid firmware development and CI flow, and mentor engineers across programs.

What you’ll do

  • Architecture & Development: Architect, develop, debug, and release production firmware for next-generation optical engines and module platforms (SFP/QSFP/OSFP)
  • ASIC & System Specification: Define digital requirements for custom control ASICs, including MCU selection, memory maps, boot sequence, peripherals, telemetry, diagnostics, MACsec engines, and PTP hardware timestamping
  • System Integration: Partner with ASIC, RTL, and verification teams on architecture, board bring-up, and system-level debug
  • Protocols & Interfaces: Build and maintain firmware for Ethernet, PCIe, and SerDes (link training, interop, compliance), PTP/IEEE 1588, MACsec, and host interfaces
  • Bring-Up & Diagnostics: Lead first firmware bring-up on new modules and ASICs, and drive root-cause analysis across lab, qualification, and field returns
  • Manufacturing & Calibration: Deliver firmware for manufacturing test, screening, calibration engines, and lookup tables that support high-yield production
  • DevOps & CI/CD: Own the firmware workflow, including build/release pipelines, automated tests, regression coverage, and CI

Requirements

If you’re reading this, you’re probably comfortable. You have a good job at a stable company with all the benefits., * BS/MS/PhD in EE, CE, CS, or equivalent, with 8+ years in embedded firmware

  • Expert C and C-based SDK development; exposure to modern C++ or Rust
  • Experience defining MCU requirements (ARM, RISC-V) and working with I2C, I3C, SPI, MDIO, and GPIO
  • Strong Python for test automation, data processing, and firmware QC
  • Hands-on with GCC/Make, Git/GitHub, Doxygen, CI/CD, and hardware-in-the-loop automation
  • Experience using AI-assisted coding, refactoring, and test generation in an embedded workflow
  • A track record of leading cross-functional bring-up and mentoring engineers

Good to Have

  • MACsec (802.1AE) key management or data-plane acceleration, and PTP hardware timestamping or clock recovery, in optical hardware
  • Root of Trust, Secure Boot, and secure firmware update (FOTA/UFOTA)
  • SerDes management, link-training tuning, and real-time diagnostic frameworks
  • Product qualification, stress testing, reliability investigations, and board-level FA

Benefits & conditions

The AI infrastructure market is exploding. Every hyperscaler, every cloud provider, every AI company is building custom silicon. But they all face the same problem: how do you connect hundreds of chips, deliver clean power at scale, and move terabits of data without melting the package?

That’s what we solve. TYLsemi builds the chiplet infrastructure IP - the IO, power delivery, and interconnect building blocks - that makes AI/HPC systems actually work at scale., * The market is real. AI infrastructure spending is $200B+ annually and growing 40% YoY. Every hyperscaler needs what we’re building.

  • The team has done this before. We’ve built and exited semiconductor companies at scale. This isn’t our first rodeo.
  • The traction is de-risked. We have LOIs, strategic investors, and a clear path to revenue.
  • The work is consequential. You’re not optimizing someone’s ad click-through rate. You’re building the silicon infrastructure that powers AI.

This is the bet. Join us and build something that matters.

Or stay comfortable. No judgment.

But if you’re the kind of person who wants to take the shot, we’d love to talk., The compensation range shown below represents total target cash compensation and includes both base salary and target bonus. Actual compensation will vary based on factors such as experience, skills, qualifications, job level, and work location.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on startup.jobs
Prepare application

Good distractions

Loading talks and stories from around this role…