SOC Micro-Architect and RTL Designer
- Discuss this with your agent
- Open in Claude
- Open in ChatGPT
Prepare application
- Draft this with your agent
- Open in Claude
- Open in ChatGPT
Role details
Tech stack
+8 more
Job description
MatX is on a mission to be the compute platform for AGI. We are developing vertically integrated full-stack solutions from silicon to systems including hardware and software to train and run the largest ML workloads for AGI. MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Successful candidates for these roles will be responsible for delivering performant and functionally accurate silicon for MatX products across compute, memory management. High-speed connectivity and other key technologies.
What You’ll Do Here
- Contribute to MatX’s silicon architecture-to-design methodology with a scalable solution across blocks, subsystems, fullchip design
- Own entire subsystem or subsets and/or chip-level silicon design deliverables from micro-architecture to sign-off ready design
- Plan and drive intermediate and sign-off reviews on micro-architecture and design specifications, execution progress, area and timing closure towards various silicon milestones including design freeze and tapeout
- Work closely with the verification, DFT, and physical design co-owners of the subsystem/block in question and deliver best-in-class performance-power-area results
Requirements
- Concept-to-silicon experience in driving silicon design for subsystems and/or top-level functions with ASICs and SOCs from an architecture specification to production silicon
- 5+ years or more experience with SystemVerilog, Python, C/C++ and similar scripting and programming languages for chip design and related flows
- Production-proven experience on silicon micro-architecture and design concepts used in high-performance compute (CPUs, GPUs, accelerators), high-speed connectivity, memory management and related functionalities
- Experience with testing your designs and working closely with verification teams towards performance and coverage closure goals
- Hands-on experience with design synthesis, equivalence checking, design lint, clock-domain-crossing and related flows to take designs to high quality sign-off
- Experience on DFT and physical design concepts and methodologies to achieve high test coverage and best-in-class timing, power and area for designs working with experts in these areas to take designs to sign-off
- Familiarity with verification, emulation platforms and methodologies is a plus
- Hands-on experience with participation in silicon debug and bring-up is a plus
- This is a hybrid role that will require you to work from our Mountain View, CA office 3 days a week on Tuesday through Thursday
Bonus Points If You Have
- A huge plus if you have hands-on experience with silicon and firmware implementations of PCIe, HBM, DMA, Die-to-die subsystems., ASIC (Application Specific Integrated Circuit), Budgeting, C Programming Language, C++ Programming Language, CPU (Central Processing Unit), Clock Design, Computer Firmware, Computer Systems, DFT (Design for Test), Debugging Skills, Design Flows, Disability Insurance, GPU (Graphics Processing Unit), Health Plan, Life Insurance, Memory Management, PCI Express (PCI-E), Production Specifications, Psychiatry and Mental Health, Python Programming/Scripting Language, RTL Design, Recruiting/Staffing Agency, Reimbursement, Requirements Management, Scripting (Scripting Languages), Silicon Bringup, SystemVerilog, Team Player, Technical/Engineering Design, Test Design, Testing, Timing Verification, Training/Teaching
Benefits & conditions
The US base salary for this full-time position is determined based on a variety of factors including role, experience, location, job-related skills, and relevant education and training. Career length is only a guideline for compensation.
- Early Career - $160,000 - $275,000 + equity
- Mid Career - $175,000 - $400,000 + equity
- Senior Career - $250,000 - $600,000 + equity
What We Offer
- Time off: 4 weeks PTO (accrued) + 12 company Holidays + up to 3 weeks remote work
- Health: Company-subsidized Medical (Kaiser or Anthem) for employees & dependents, Guardian Dental and Vision insurances for employee & dependents, and life insurance (employee only), plus HSA and FSA offerings via Lively.
- Financial Wellbeing: Choose from Roth IRA or 401K (or both) retirement plans with up to 5% company contribution to 401K (even if you don’t contribute). Also, 100% company-paid life insurance (up to $300K) and long-term disability insurances.
- Professional Development: $1500 Professional Development Budget (per year)
- Team Meals: MatX provides onsite team lunch & dinner Monday - Friday, with your choice of ordering via WeBox, Specialty’s or via our reimbursement system
- Commute on Us: Commute on our company Uber account, or reimburse your train rides. Either way, we pay 100% for your daily commute.
- MatX E[x]tras: $50/mo to use on the perk you value most
- Cell & Internet Reimbursement: $35/mo for cellular and $40/mo for wifi
- Remote Home Setup: Use our Amazon business account for up to $1000 in office setup purchases.
- Mental Wellbeing: 100% paid mental health benefit via SpringHealth and Guardian EAP.
- Support to Parents: Up to 12 weeks paid parental leave regardless of path to parenthood, 10 weeks pregnancy disability leave, flexible return-to-work hours, and Benepass reproductive health & parental benefit.
Apply for this position
This job is hosted externally. Click below to view the full posting and apply.
Prepare application
- Draft this with your agent
- Open in Claude
- Open in ChatGPT
Good distractions
Talks and stories from around this role — technically off-topic, practically not.
Moments
Explore playlistsVideos
See allRelated articles
See all
Dev Digest 121 - AI goes offline
Dev Digest 129 - Now that's what I call private data!
Résumé-Driven Development: How IT trends affect the job market for software developers
Dev Digest 131 - AI'm not sure about OSS