XPU Architect

Memory Hardware, IP (Internet Protocol), Computer Architecture, ASIC (Application Specific Integrated Circuit), Artificial Intelligence (AI), CPU (Central Processing Unit), Network Switching, Architectural Services, We’re looking for an XPU Architect to own the XPU compute engine architecture of the A-0 and A-1 systems. This will initially involve heavily leveraging existing 3rd party IP, but in a creative way to solve the bandwidth demand challenges and memory system interface challenges. Future generations of the compute XPU will be semi-custom and custom designs., * Previous experience architecting and owning a high performance, high TDP ASIC (eg AI chips, network switch chips, high performance CPUs or similar)

• Knowledge of both computer architecture but also silicon implementation, and understanding of the realistic constraints that silicon implementation places upon architectural options
• Deep understanding of AI workloads, especially low latency LLM inference
• Understanding of workload and system level bottlenecks, especially around inference, as it pertains to interconnect, memory capacity, bandwidth, latency, etc.

Strongly Preferred:

• Hands-on experience with AI chip architecture and tapeouts
• End to end ownership of at least one AI ASIC project
• History of product delivery (regardless of ultimate commercial success of said product)
• Experience with HBM-based AI chip architecture
• Experience in proposing “weird” chip architectures (in any domain, not just AI!)